Patents by Inventor Hung-Chieh Tsai
Hung-Chieh Tsai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11953740Abstract: A package structure including a photonic, an electronic die, an encapsulant and a waveguide is provided. The photonic die includes an optical coupler. The electronic die is electrically coupled to the photonic die. The encapsulant laterally encapsulates the photonic die and the electronic die. The waveguide is disposed over the encapsulant and includes an upper surface facing away from the encapsulant. The waveguide includes a first end portion and a second end portion, the first end portion is optically coupled to the optical coupler, and the second end portion has a groove on the upper surface.Type: GrantFiled: May 14, 2021Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Ming Weng, Chen-Hua Yu, Chung-Shi Liu, Hao-Yi Tsai, Cheng-Chieh Hsieh, Hung-Yi Kuo, Tsung-Yuan Yu, Hua-Kuei Lin, Che-Hsiang Hsu
-
Patent number: 11947173Abstract: A package includes a photonic layer on a substrate, the photonic layer including a silicon waveguide coupled to a grating coupler; an interconnect structure over the photonic layer; an electronic die and a first dielectric layer over the interconnect structure, where the electronic die is connected to the interconnect structure; a first substrate bonded to the electronic die and the first dielectric layer; a socket attached to a top surface of the first substrate; and a fiber holder coupled to the first substrate through the socket, where the fiber holder includes a prism that re-orients an optical path of an optical signal.Type: GrantFiled: May 5, 2023Date of Patent: April 2, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Ming Weng, Chen-Hua Yu, Chung-Shi Liu, Hao-Yi Tsai, Cheng-Chieh Hsieh, Hung-Yi Kuo, Tsung-Yuan Yu, Hua-Kuei Lin, Che-Hsiang Hsu
-
Patent number: 11233513Abstract: The present invention provides a reference voltage buffer comprises a reference voltage generator, a first operational amplifier, a first transistor, a first group of resistors, a first load, a second transistor, a second group of resistors and a second load. In the reference voltage buffer, the first load and the second load use active device to increase the settling time, and the first load, the second load and the reference voltage generator of the reference voltage buffer are resigned to have the same characteristics in response to the temperature variation to overcome the PVT issue, and the first load and the second load of the reference voltage buffer use the open-loop design to have large full-scale of the output reference voltages.Type: GrantFiled: October 8, 2020Date of Patent: January 25, 2022Assignee: MEDIATEK INC.Inventors: Hung-Chieh Tsai, Sheng-Hui Liao
-
Publication number: 20210135673Abstract: The present invention provides a reference voltage buffer comprises a reference voltage generator, a first operational amplifier, a first transistor, a first group of resistors, a first load, a second transistor, a second group of resistors and a second load. In the reference voltage buffer, the first load and the second load use active device to increase the settling time, and the first load, the second load and the reference voltage generator of the reference voltage buffer are resigned to have the same characteristics in response to the temperature variation to overcome the PVT issue, and the first load and the second load of the reference voltage buffer use the open-loop design to have large full-scale of the output reference voltages.Type: ApplicationFiled: October 8, 2020Publication date: May 6, 2021Inventors: Hung-Chieh Tsai, Sheng-Hui Liao
-
Patent number: 10236851Abstract: A variable gain amplifier includes an input transistor, an auxiliary transistor, an active inductor and an input current replica circuit. The input transistor is arranged for receiving an input signal to generate an output signal at an output terminal. The auxiliary transistor is coupled to the output terminal of the input transistor, wherein a current of the output terminal flows into the input transistor and the auxiliary transistor. The active inductor is coupled to the output terminal of the input transistor. The input current replica circuit is coupled to the output terminal of the input transistor, wherein a current flowing through a portion of the input current replica circuit is equal to the current flowing through the input transistor, and both a current of the active inductor and the current of the portion of the input current replica circuit flow into the output terminal of the input transistor.Type: GrantFiled: September 28, 2017Date of Patent: March 19, 2019Assignee: MEDIATEK INC.Inventor: Hung-Chieh Tsai
-
Patent number: 10187024Abstract: An amplifier includes an amplifying stage, a cascoded circuit, an input feed-forward circuit and an output stage. The amplifying stage is arranged receiving a differential input pair to generate an amplified differential input pair. The input feed-forward circuit is coupled to the cascoded circuit, and is arranged for feeding the differential input pair forward to the cascoded circuit. The output stage is coupled to the amplifying stage and the cascoded circuit, and is arranged for generating a differential output pair according to the amplified differential input pair and an output of the cascoded circuit.Type: GrantFiled: April 17, 2017Date of Patent: January 22, 2019Assignee: MEDIATEK INC.Inventors: Hung-Chieh Tsai, Yu-Hsin Lin
-
Publication number: 20180138883Abstract: A variable gain amplifier includes an input transistor, an auxiliary transistor, an active inductor and an input current replica circuit. The input transistor is arranged for receiving an input signal to generate an output signal at an output terminal. The auxiliary transistor is coupled to the output terminal of the input transistor, wherein a current of the output terminal flows into the input transistor and the auxiliary transistor. The active inductor is coupled to the output terminal of the input transistor. The input current replica circuit is coupled to the output terminal of the input transistor, wherein a current flowing through a portion of the input current replica circuit is equal to the current flowing through the input transistor, and both a current of the active inductor and the current of the portion of the input current replica circuit flow into the output terminal of the input transistor.Type: ApplicationFiled: September 28, 2017Publication date: May 17, 2018Inventor: Hung-Chieh Tsai
-
Patent number: 9948318Abstract: A delta-sigma modulator includes a receiving circuit, a loop filter, a quantizer with a negative capacitor circuit and a feedback circuit. The receiving circuit is arranged for receiving an input signal and a feedback signal to generate a first signal. The loop filter is coupled to the receiving circuit, and is arranged for receiving the first signal to generate a filtered signal. The quantizer is coupled to the loop filter, and is arranged for generating a digital output signal according to the filtered signal, wherein the negative capacitor circuit is arranged at an input terminal of the quantizer. The feedback circuit is arranged for receiving the digital output signal to generate the feedback signal.Type: GrantFiled: October 16, 2017Date of Patent: April 17, 2018Assignee: MEDIATEK INC.Inventor: Hung-Chieh Tsai
-
Patent number: 9929742Abstract: A circuit includes a first amplifying stage, a noise extraction circuit and a noise cancellation circuit. The first amplifying stage is arranged for receiving an input signal to generate an amplified input signal. The noise extraction circuit is coupled to the first amplifying stage, and is arranged for receiving at least the amplified input signal to generate a noise signal associated with noise components of the amplified input signal. The noise cancellation circuit is coupled to the first amplifying stage and the noise extraction circuit, and is arranged for cancelling noise components of the amplified input signal by using the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified input signal.Type: GrantFiled: July 17, 2017Date of Patent: March 27, 2018Assignee: MEDIATEK INC.Inventor: Hung-Chieh Tsai
-
Publication number: 20180054213Abstract: A circuit includes a first amplifying stage, a noise extraction circuit and a noise cancellation circuit. The first amplifying stage is arranged for receiving an input signal to generate an amplified input signal. The noise extraction circuit is coupled to the first amplifying stage, and is arranged for receiving at least the amplified input signal to generate a noise signal associated with noise components of the amplified input signal. The noise cancellation circuit is coupled to the first amplifying stage and the noise extraction circuit, and is arranged for cancelling noise components of the amplified input signal by using the noise signal generated by the noise extraction circuit, to generate a noise-cancelled amplified input signal.Type: ApplicationFiled: July 17, 2017Publication date: February 22, 2018Inventor: Hung-Chieh Tsai
-
Patent number: 9831892Abstract: A circuit includes a transistor, a signal generating circuit and a noise sensing circuit. The signal generating circuit is arranged to provide an input signal. The noise sensing circuit is coupled to the transistor and the signal generating circuit, and the noise sensing circuit is arranged for receiving the input signal provided by the signal generating circuit to generate an output signal to the transistor, wherein a signal component of the output signal generated by the noise sensing circuit cancels out a signal component of the input signal provided by the signal generating circuit, and the output signal and the input signal have opposite polarities.Type: GrantFiled: June 21, 2017Date of Patent: November 28, 2017Assignee: MEDIATEK INC.Inventor: Hung-Chieh Tsai
-
Publication number: 20170324387Abstract: An amplifier includes an amplifying stage, a cascoded circuit, an input feed-forward circuit and an output stage. The amplifying stage is arranged receiving a differential input pair to generate an amplified differential input pair. The input feed-forward circuit is coupled to the cascoded circuit, and is arranged for feeding the differential input pair forward to the cascoded circuit. The output stage is coupled to the amplifying stage and the cascoded circuit, and is arranged for generating a differential output pair according to the amplified differential input pair and an output of the cascoded circuit.Type: ApplicationFiled: April 17, 2017Publication date: November 9, 2017Inventors: Hung-Chieh Tsai, Yu-Hsin Lin
-
Patent number: 9628035Abstract: An implementation of an operational amplifier circuit includes a first stage amplifier circuit, a second stage amplifier circuit and a first feedforward circuit. The first stage amplifier circuit is coupled to a first input node for receiving a first input signal and amplifying the first input signal to generate a first amplified signal. The second stage amplifier circuit is coupled to the first stage amplifier circuit for receiving the first amplified signal and amplifying the first amplified signal to generate a first output signal at a first output node. The first feedforward circuit is coupled between the first input node and the second stage amplifier circuit for feeding the first input signal forward to the second stage amplifier circuit.Type: GrantFiled: October 14, 2014Date of Patent: April 18, 2017Assignee: MEDIATEK INC.Inventors: Hung-Chieh Tsai, Chi-Lun Lo, Chen-Yen Ho, Yu-Hsin Lin
-
Patent number: 9559674Abstract: A latch circuit includes an input stage, an amplifying stage and a clock gating circuit. The input stage is arranged for receiving at least a clock signal and a data control signal. The amplifying stage is coupled to the input stage and supplied by a supply voltage and a ground voltage, and is arranged for retaining a data value and outputting the data value according to the clock signal and the data control signal. The clock gating circuit is coupled to the amplifying stage, and is arranged for avoiding a short-circuit current between the supply voltage and the ground voltage.Type: GrantFiled: February 16, 2016Date of Patent: January 31, 2017Assignee: MEDIATEK INC.Inventors: Chen-Yen Ho, Yu-Hsin Lin, Hung-Chieh Tsai, Tze-Chien Wang
-
Publication number: 20150303538Abstract: A battery device includes a battery housing and a plurality of units disposed in the battery housing. The units include different electrolytes and conduct at least two different reactions for supplying electricity to an external device. Preferably, the plurality of units includes a first unit and a second unit, wherein the first unit has a higher energy density than the second unit, and the second unit has a higher power density than the first unit.Type: ApplicationFiled: April 15, 2015Publication date: October 22, 2015Inventors: Chin-Ming CHEN, Zhong-Hau YANG, Yi-Chun CHEN, Hung-Chieh TSAI, Hui-Ling WEN
-
Patent number: 9154083Abstract: An amplifier includes a front-end gain stage and an AC-coupled push-pull output stage. The AC-coupled push-pull output stage includes a first transistor, having a source, a drain and a gate, wherein the source of the first transistor is coupled to a first voltage level. The AC-coupled push-pull output stage further includes a second transistor, having a source, a drain and a gate, wherein the source of the second transistor is coupled to a second voltage level, the gate of the second transistor is coupled to the front-end gain stage, and the drain of the second transistor is coupled to the drain of the first transistor to form an output terminal of the amplifier. Further, the AC-coupled push-pull output stage includes an AC-coupled capacitor, which is a passive two terminal electrical component coupled between the front-end gain stage and the gate of the first transistor.Type: GrantFiled: March 10, 2015Date of Patent: October 6, 2015Assignee: MEDIATEK INC.Inventors: Chen-Yen Ho, Chi-Lun Lo, Hung-Chieh Tsai, Yu-Hsin Lin
-
Publication number: 20150180420Abstract: An amplifier includes a front-end gain stage and an AC-coupled push-pull output stage. The AC-coupled push-pull output stage includes a first transistor, having a source, a drain and a gate, wherein the source of the first transistor is coupled to a first voltage level. The AC-coupled push-pull output stage further includes a second transistor, having a source, a drain and a gate, wherein the source of the second transistor is coupled to a second voltage level, the gate of the second transistor is coupled to the front-end gain stage, and the drain of the second transistor is coupled to the drain of the first transistor to form an output terminal of the amplifier. Further, the AC-coupled push-pull output stage includes an AC-coupled capacitor, which is a passive two terminal electrical component coupled between the front-end gain stage and the gate of the first transistor.Type: ApplicationFiled: March 10, 2015Publication date: June 25, 2015Inventors: Chen-Yen HO, Chi-Lun LO, Hung-Chieh TSAI, Yu-Hsin LIN
-
Patent number: 9019136Abstract: A sigma-delta modulator is provided for generating a digital output signal. The sigma-delta modulator is used to generate a digital output signal. The sigma-delta modulator includes a multi-stage loop filter and a quantizer. The multi-stage loop filter receives an analog input signal and generates an integrated output signal according to the analog input signal. The quantizer is coupled to the multi-stage loop filter. The quantizer receives the integrated output signal and quantizes the integrated output signal to generate the digital output signal. Different feed-forward paths of the sigma-delta modulator are available for different frequency bands.Type: GrantFiled: December 5, 2013Date of Patent: April 28, 2015Assignee: MediaTek Inc.Inventors: Chen-Yen Ho, Hung-Chieh Tsai, Yu-Hsin Lin
-
Patent number: 9007249Abstract: An amplifier includes a front-end gain stage and an AC-coupled push-pull output stage. The AC-coupled push-pull output stage includes a first transistor, having a source, a drain and a gate, wherein the source of the first transistor is coupled to a first voltage level; a second transistor, having a source, a drain and a gate, wherein the source of the second transistor is coupled to a second voltage level, the gate of the second transistor is coupled to the front-end gain stage, and the drain of the second transistor is coupled to the drain of the first transistor to form an output terminal of the amplifier; an AC-coupled capacitor, which is a passive two terminal electrical component coupled between the front-end gain stage and the gate of the first transistor; and a resistance component, coupling the gate of the first transistor to a bias voltage level.Type: GrantFiled: December 19, 2013Date of Patent: April 14, 2015Assignee: MediaTek Inc.Inventors: Chen-Yen Ho, Chi-Lun Lo, Hung-Chieh Tsai, Yu-Hsin Lin
-
Patent number: 8952749Abstract: A filter comprises an integrator, a signal feeding path, a first operational amplifier and a second capacitor. The integrator comprises a first input terminal and a first output terminal. The signal feeding path comprises: a first resistor, having a first terminal coupled to the first output terminal; a first capacitor, having a first terminal coupled to the second terminal of the first resistor; and a second resistor, having a first terminal coupled to the integrator and having a second terminal coupled to the second terminal of the first capacitor. The first operational amplifier comprises a second input terminal coupled to the second terminal of the first resistor and the first terminal of the first capacitor, and comprises a second output terminal. The second capacitor comprises a first terminal coupled to the second terminal of the first capacitor, and comprises a second terminal coupled to the second output terminal.Type: GrantFiled: September 27, 2013Date of Patent: February 10, 2015Assignee: Mediatek Inc.Inventors: Hung-Chieh Tsai, Chen-Yen Ho, Yu-Hsin Lin