Patents by Inventor Huseyin Dinc
Huseyin Dinc has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11121713Abstract: An example boosted switch driver circuit includes two branches. The first branch includes a first transistor. The second branch includes a second transistor and a level shifter circuit. One of the transistors is an N-type transistor and the other one is a P-type transistor. The circuit is configured to split an input clock signal between the first branch and the second branch, so that a portion of the input clock signal split to the first branch is provided to the first transistor, and a portion of the input clock signal split to the second branch is level-shifted by the level shifter circuit to generate a level-shifted input clock signal and the level-shifted input clock signal is provided to the second transistor. The circuit is further configured to combine an output of the first transistor and an output of the second transistor to generate an output clock signal.Type: GrantFiled: August 31, 2020Date of Patent: September 14, 2021Assignee: ANALOG DEVICES, INC.Inventors: Scott G. Bardsley, Huseyin Dinc
-
Patent number: 10763878Abstract: Background calibration techniques can effectively to correct for memory, kick-back, and order-dependent errors in interleaved switched-capacitor track-and-hold (T/H) circuits and amplifiers. The techniques calibrate for errors in both the track/sample phase and the hold-phase, and account for the effects of interleaving, buffer/amplifier sharing, incomplete resetting, incomplete settling, chopping, and randomization on the offset, gain, memory, and kick-back errors. Moreover, the techniques can account for order-dependent and state-dependent hold-phase non-linearities. By correcting for these errors, the proposed techniques improve the noise performance, linearity, gain/offset matching, frequency response (and bandwidth), and order-dependence errors. The techniques also help increase the speed (sample rate and bandwidth) and linearity of T/H circuits and amplifiers while simplifying the analog circuitry and clocking needed.Type: GrantFiled: March 25, 2019Date of Patent: September 1, 2020Assignee: ANALOG DEVICES, INC.Inventors: Ahmed Mohamed Abdelatty Ali, Paridhi Gulati, Bryan S. Puckett, Huseyin Dinc
-
Patent number: 10622956Abstract: One embodiment is an apparatus including a detector circuit electrically coupled between a signal source and a second circuit, the signal source generating a first signal, the detector circuit detecting a level of the first signal and generating a first control signal when the detected level of the first signal exceeds a first threshold value, and a clamping switch electrically coupled to receive the first control signal from the detector circuit, the clamping switch including a multi-terminal active device. The first control signal controls a state of the clamping switch such that the clamping switch clamps a level of a signal applied to the second circuit when the level of the first signal exceeds the first threshold value.Type: GrantFiled: October 3, 2019Date of Patent: April 14, 2020Assignee: ANALOG DEVICES, INC.Inventors: Huseyin Dinc, Ronald Bryce Gray, III, Ahmed Mohamed Abdelatty Ali
-
Publication number: 20200036351Abstract: One embodiment is an apparatus including a detector circuit electrically coupled between a signal source and a second circuit, the signal source generating a first signal, the detector circuit detecting a level of the first signal and generating a first control signal when the detected level of the first signal exceeds a first threshold value, and a clamping switch electrically coupled to receive the first control signal from the detector circuit, the clamping switch including a multi-terminal active device. The first control signal controls a state of the clamping switch such that the clamping switch clamps a level of a signal applied to the second circuit when the level of the first signal exceeds the first threshold value.Type: ApplicationFiled: October 3, 2019Publication date: January 30, 2020Applicant: Analog Devices, Inc.Inventors: Huseyin DINC, Ronald Bryce GRAY, III, Ahmed Mohamed Abdelatty ALI
-
Patent number: 10498303Abstract: One embodiment is an apparatus including a detector circuit electrically coupled between a signal source and a second circuit, the signal source generating a first signal, the detector circuit detecting a level of the first signal and generating a first control signal when the detected level of the first signal exceeds a first threshold value, and a clamping switch electrically coupled to receive the first control signal from the detector circuit, the clamping switch including a multi-terminal active device. The first control signal controls a state of the clamping switch such that the clamping switch clamps a level of a signal applied to the second circuit when the level of the first signal exceeds the first threshold value.Type: GrantFiled: February 2, 2018Date of Patent: December 3, 2019Assignee: ANALOG DEVICES, INC.Inventors: Huseyin DINC, Ronald Bryce Gray, III, Ahmed Mohamed Abdelatty ALI
-
Publication number: 20190305791Abstract: Background calibration techniques can effectively to correct for memory, kick-back, and order-dependent errors in interleaved switched-capacitor track-and-hold (T/H) circuits and amplifiers. The techniques calibrate for errors in both the track/sample phase and the hold-phase, and account for the effects of interleaving, buffer/amplifier sharing, incomplete resetting, incomplete settling, chopping, and randomization on the offset, gain, memory, and kick-back errors. Moreover, the techniques can account for order-dependent and state-dependent hold-phase non-linearities. By correcting for these errors, the proposed techniques improve the noise performance, linearity, gain/offset matching, frequency response (and bandwidth), and order-dependence errors. The techniques also help increase the speed (sample rate and bandwidth) and linearity of T/H circuits and amplifiers while simplifying the analog circuitry and clocking needed.Type: ApplicationFiled: March 25, 2019Publication date: October 3, 2019Applicant: Analog Devices, Inc.Inventors: Ahmed Mohamed Abdelatty ALI, Paridhi GULATI, Bryan S. PUCKETT, Huseyin DINC
-
Publication number: 20190245501Abstract: One embodiment is an apparatus including a detector circuit electrically coupled between a signal source and a second circuit, the signal source generating a first signal, the detector circuit detecting a level of the first signal and generating a first control signal when the detected level of the first signal exceeds a first threshold value, and a clamping switch electrically coupled to receive the first control signal from the detector circuit, the clamping switch including a multi-terminal active device. The first control signal controls a state of the clamping switch such that the clamping switch clamps a level of a signal applied to the second circuit when the level of the first signal exceeds the first threshold value.Type: ApplicationFiled: February 2, 2018Publication date: August 8, 2019Applicant: Analog Devices, Inc.Inventors: Huseyin DINC, Bryce GRAY, Ahmed Mohamed Abdelatty ALI
-
Patent number: 9602121Abstract: A pipeline analog-to-digital converter (ADC) converts an analog input signal over several stages, where a stage generates a residue for the subsequent stage to digitize. The residue is generated by coarsely quantizing the analog input signal to generate a digital code, which is used to reconstruct the analog input signal, and the residue is the difference between the analog input signal and the reconstructed version of the analog input signal. The coarse quantization can have errors which are attributed to comparator offsets and bandwidth mismatch. To estimate the comparator offsets while being insensitive to bandwidth mismatch, peak and trough detectors are used to track maximum and minimum values of the residue or the output of the ADC over time, and an expected value estimating the comparator offset can be computed based on the maximum and minimum values. The expected value advantageously “averages” out the bandwidth mismatch contribution to the offset.Type: GrantFiled: July 7, 2015Date of Patent: March 21, 2017Assignee: ANALOG DEVICES, INC.Inventors: Ahmed Mohamed Abdelatty Ali, Paritosh Bhoraskar, Huseyin Dinc, Andrew Stacy Morgan
-
Publication number: 20170012634Abstract: A pipeline analog-to-digital converter (ADC) converts an analog input signal over several stages, where a stage generates a residue for the subsequent stage to digitize. The residue is generated by coarsely quantizing the analog input signal to generate a digital code, which is used to reconstruct the analog input signal, and the residue is the difference between the analog input signal and the reconstructed version of the analog input signal. The coarse quantization can have errors which are attributed to comparator offsets and bandwidth mismatch. To estimate the comparator offsets while being insensitive to bandwidth mismatch, peak and trough detectors are used to track maximum and minimum values of the residue or the output of the ADC over time, and an expected value estimating the comparator offset can be computed based on the maximum and minimum values. The expected value advantageously “averages” out the bandwidth mismatch contribution to the offset.Type: ApplicationFiled: July 7, 2015Publication date: January 12, 2017Applicant: ANALOG DEVICES, INC.Inventors: Ahmed Mohamed Abdelatty ALI, Paritosh BHORASKAR, Huseyin DINC, Andrew Stacy MORGAN
-
Patent number: 9397682Abstract: Circuits for generating voltage references are common in electronics. For example, these circuits are used in analog-to-digital converters, which convert an analog signal into its digital representation by comparing analog input signals against one or more voltage references provided by those circuits. In many applications, the speed and accuracy of such voltage references are very important. The speed of the voltage references is related to the physical properties of the devices in the circuit. The accuracy of the voltage reference is directly related to the circuit's ability to trim the full-scale voltage output. The present disclosure describes a fast and efficient reference buffer with a wide trim range which is particular suitable for submicron processes and high speed applications. The reference buffer comprises a plurality of diode-connected transistors, which can be selected to turn on or off using a controller to provide a wide trim range.Type: GrantFiled: April 25, 2014Date of Patent: July 19, 2016Assignee: Analog Devices, Inc.Inventors: Huseyin Dinc, Ahmed Mohamed Abdelatty Ali
-
Patent number: 9276532Abstract: A circuit may include one or more transistors connected directly to an output, and an inductance network. The inductance network may connect to a source node of at least one of the transistors, to compensate capacitance of the output. Thus, the response time of the circuit may decrease, and a non-dominant frequency response pole frequency of the circuit may increase.Type: GrantFiled: August 28, 2013Date of Patent: March 1, 2016Assignee: ANALOG DEVICES, INC.Inventors: Ahmed Mohamed Abdelatty Ali, Huseyin Dinc
-
Publication number: 20150309526Abstract: Circuits for generating voltage references are common in electronics. For example, these circuits are used in analog-to-digital converters, which convert an analog signal into its digital representation by comparing analog input signals against one or more voltage references provided by those circuits. In many applications, the speed and accuracy of such voltage references are very important. The speed of the voltage references is related to the physical properties of the devices in the circuit. The accuracy of the voltage reference is directly related to the circuit's ability to trim the full-scale voltage output. The present disclosure describes a fast and efficient reference buffer with a wide trim range which is particular suitable for submicron processes and high speed applications. The reference buffer comprises a plurality of diode-connected transistors, which can be selected to turn on or off using a controller to provide a wide trim range.Type: ApplicationFiled: April 25, 2014Publication date: October 29, 2015Applicant: Analog Devices, Inc.Inventors: HUSEYIN DINC, Ahmed Mohamed Abdelatty Ali
-
Publication number: 20150061768Abstract: A circuit may include one or more transistors connected directly to an output, and an inductance network. The inductance network may connect to a source node of at least one of the transistors, to compensate capacitance of the output. Thus, the response time of the circuit may decrease, and a non-dominant frequency response pole frequency of the circuit may increase.Type: ApplicationFiled: August 28, 2013Publication date: March 5, 2015Applicant: ANALOG DEVICES, INC.Inventors: Ahmed Mohamed Abdelatty ALI, Huseyin DINC
-
Patent number: 8773169Abstract: A high frequency input signal comparator for optimizing group delay, reducing input frequency dependent offset and an offset auto-zeroing latch core are described. The comparator may include an isolation switch stage, and a latch core. The isolation switch stage may isolate latch core depending upon a control signal, thereby reducing input frequency dependent offset. The latch core may include a pair of inverters cross coupled via an impedance to one another. The latch core may include latch switches selected to attain a certain gain across the individual inverters comprising the latch core while resetting the latch core. The gain across the individual inverters during the acquire/reset phase may bootstrap the coupling impedances, thereby reducing loading and group delay at the input of the latch core. The coupling impedances may be designed to minimize or auto-zero statistical offset, thereby minimize input referred offset.Type: GrantFiled: October 22, 2010Date of Patent: July 8, 2014Assignee: Analog Devices, Inc.Inventors: Huseyin Dinc, Michael Elliot, William Thomas Boles
-
Patent number: 8471740Abstract: A method and device involve a circuit having a switched capacitor network that is switchably connected to an input signal. A randomly determined amount of dither is injected into a circuit having a switched capacitor network that is switchably connected to an input signal. After injecting the dither, at least one correlation value is determined. The correlation value(s) indicates a degree of correlation between the injected dither and an output of the circuit. Distortion caused by an amount of charge kicked back into the circuit when the switched capacitor network is reconnected to the input signal may then be reduced. The reduction is calculated as a function of the correlation value(s).Type: GrantFiled: December 8, 2011Date of Patent: June 25, 2013Assignee: Analog Devices, Inc.Inventors: Huseyin Dinc, Ahmed Mohamed Abdelatty Ali, Paritosh Bhoraskar
-
Patent number: 8471741Abstract: A method and a corresponding device for reducing inter-channel coupling in a circuit having a plurality of channels includes injecting a randomly determined amount of dither into a first channel of a circuit having a plurality of channels, and after injecting the dither, obtaining an output signal of a second channel in the plurality of channels. A correlation value indicating a degree of correlation between the injected dither and the output signal is determined, and an amount of charge applied to the second channel due to cross-coupling with the first channel is reduced. The amount of the reduction is calculated as a function of the correlation value.Type: GrantFiled: January 12, 2012Date of Patent: June 25, 2013Assignee: Analog Devices, Inc.Inventors: Ahmed Mohamed Abdelatty Ali, Huseyin Dinc
-
Publication number: 20130120171Abstract: A method and device involve a circuit having a switched capacitor network that is switchably connected to an input signal. A randomly determined amount of dither is injected into a circuit having a switched capacitor network that is switchably connected to an input signal. After injecting the dither, at least one correlation value is determined. The correlation value(s) indicates a degree of correlation between the injected dither and an output of the circuit. Distortion caused by an amount of charge kicked back into the circuit when the switched capacitor network is reconnected to the input signal may then be reduced. The reduction is calculated as a function of the correlation value(s).Type: ApplicationFiled: December 8, 2011Publication date: May 16, 2013Applicant: Analog Devices, Inc.Inventors: Huseyin DINC, Ahmed Mohamed Abdelatty ALI, Paritosh BHORASKAR
-
Publication number: 20130120172Abstract: A method and a corresponding device for reducing inter-channel coupling in a circuit having a plurality of channels includes injecting a randomly determined amount of dither into a first channel of a circuit having a plurality of channels, and after injecting the dither, obtaining an output signal of a second channel in the plurality of channels. A correlation value indicating a degree of correlation between the injected dither and the output signal is determined, and an amount of charge applied to the second channel due to cross-coupling with the first channel is reduced. The amount of the reduction is calculated as a function of the correlation value.Type: ApplicationFiled: January 12, 2012Publication date: May 16, 2013Applicant: ANALOG DEVICES, INC.Inventors: Ahmed Mohamed Abdelatty ALI, Huseyin DINC
-
Patent number: 8358228Abstract: A process allows for the modification of the least-means-square (LMS) algorithm to remove perturbations associated with measured signals in an analog-to-digital converter (ADC). The process includes measuring the perturbations and determining a coefficient associated with the perturbations. The LMS algorithm is modified in accordance with whether a digital or an analog correction of the inter-stage error of a residue amplifier on the ADC is to be made.Type: GrantFiled: June 14, 2011Date of Patent: January 22, 2013Assignee: Analog Devices, Inc.Inventors: Ahmed Mohamed Abdelatty Ali, Huseyin Dinc, Paritosh Bhoraskar
-
Patent number: 8339303Abstract: An integrated circuit allows for the isolation of the input of an analog-to-digital converter (ADC) from a summing-node (SNS) algorithm. The integrated circuit contains a gating device that is controlled by bits of a flash analog-to-digital converter (ADC) to gate input samples to sub-ranges that are used by the SNS algorithm. A single sub-range is chosen to be used by the SNS algorithm.Type: GrantFiled: April 26, 2011Date of Patent: December 25, 2012Assignee: Analog Devices, Inc.Inventors: Ahmed Mohamed Abdelatty Ali, Huseyin Dinc, Paritosh Bhoraskar