Patents by Inventor Ihab Jaser
Ihab Jaser has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11914899Abstract: A system (e.g., NVMe controller) for managing access to a memory resource by multiple users may include memory storing function queue categorizations for function queues associated with each user, and circuitry to store and execute a multi-user arbitration algorithm that arbitrates access to the memory resource by the multiple users. The function queue categorizations assign a function category to each function queue associated with each user.Type: GrantFiled: May 13, 2022Date of Patent: February 27, 2024Assignee: Microchip Technology IncorporatedInventors: Kwok Kong, William Brent Wilson, Ihab Jaser, Donia Sebastian, Dan McLeran
-
Publication number: 20230141986Abstract: An apparatus and method for dispatching flash commands. The apparatus includes a plurality of queues, wherein each queue comprises an input to receive a flash command, an output to send a flash command, and an empty signal output to signal when the queue is empty, wherein each queue is assigned a unique, ordered priority. The apparatus includes a selector comprising a plurality of flash command inputs, a flash command output to a flash target, and a selection input, wherein each flash command input is coupled to a corresponding queue output. The apparatus includes an arbiter comprising inputs receiving each queue empty signal and receiving a lock bit from the flash command output of the selector and comprising a selection output coupled to the selection input of the selector. The flash command comprises a lock bit and a plurality of control bits to output to control inputs on a flash target.Type: ApplicationFiled: November 7, 2022Publication date: May 11, 2023Applicant: Microchip Technology IncorporatedInventors: Nima Nikuie, Ihab Jaser, Jack Wynne
-
Publication number: 20230135952Abstract: A system (e.g., NVMe controller) for managing access to a memory resource by multiple users may include memory storing function queue categorizations for function queues associated with each user, and circuitry to store and execute a multi-user arbitration algorithm that arbitrates access to the memory resource by the multiple users. The function queue categorizations assign a function category to each function queue associated with each user.Type: ApplicationFiled: May 13, 2022Publication date: May 4, 2023Applicant: Microchip Technology IncorporatedInventors: Kwok Kong, William Brent Wilson, Ihab Jaser, Donia Sebastian, Dan McLeran
-
Publication number: 20230115296Abstract: An apparatus and method for scheduling memory requests including receiving a plurality of requests having a type and associating each request of the received plurality of requests with a corresponding target, which is associated with one channel of a plurality of channels. The method assigning a priority to each request, assigning a utilization cost to each request based on the request’s target and request type, and queueing each request of the plurality of requests for scheduling. The method selecting a first request of the received plurality of requests to be scheduled based on its priority, scheduling the first request for processing at a time when the first request utilization cost is less than or equal to a current value of a dynamic utilization counter, and debiting the dynamic utilization counter by the first request utilization cost.Type: ApplicationFiled: September 6, 2022Publication date: April 13, 2023Applicant: Microchip Technology IncorporatedInventors: Ihab Jaser, Jack Wynne, Kwok Kong, Donia Sebastian, Xin Guo
-
Patent number: 9590656Abstract: A nonvolatile memory storage controller is provided for delivering log likelihood ratios (LLRs) to a low-density parity check (LDPC) decoder for use in the decoding of an LDPC encoded codeword. The controller includes read circuitry for reading an LDPC encoded codeword stored in a nonvolatile memory storage module using a plurality of soft-decision reference voltages to provide a plurality of soft-decision bits representative of the codeword. The controller further includes a plurality of neighboring cell contribution LLR look-up tables representative of the contribution of the neighboring cells to threshold voltage distribution of the memory storage module. The controller provides the LLRs from the appropriate LLR look-up table to an LDPC decoder for the subsequent decoding of the codeword.Type: GrantFiled: March 13, 2014Date of Patent: March 7, 2017Assignee: Microsemi Storage Solutions (US), Inc.Inventors: Rino Micheloni, Alessia Marelli, Peter Z. Onufryk, Christopher I. W. Norrie, Ihab Jaser, Luca Crippa
-
Patent number: 9477562Abstract: A line of data is read from a line of memory. Intended data is specified by a random location and a random size within the line of memory. The line of data is moved into temporary storage. The line of data and a zero are multiplexed using a control signal to output a line of adjusted data which is automatically aligned to an initial point in an XOR buffer. A starting index of the intended data within the line of adjusted data corresponds to the initial point within an XOR buffer. An XOR operation is performed on the line of adjusted data and a line of data read from the XOR buffer to obtain a modified line of XOR data. The modified line of XOR data is written back to the XOR buffer at the same buffer locations as the line of data read from the XOR buffer.Type: GrantFiled: April 23, 2015Date of Patent: October 25, 2016Assignee: Microsemi Storage Solutions (US), Inc.Inventors: Mohammad Nikuie, Ihab Jaser
-
Patent number: 9454414Abstract: A system and method reading, accumulating and processing soft information for use in LDPC decoding. In accordance with the present invention, an LDPC decoder includes accumulation circuitry to receive soft reads of a cell of the nonvolatile memory storage module and to produce an accumulated soft read that can be used to identify an appropriate LLR for the cell. The accumulation circuitry of the present invention may include, an accumulation RAM, an arithmetic logic unit (ALU) and a soft accumulation control and sequencing module for accumulating and processing soft information for use in LDPC decoding.Type: GrantFiled: March 14, 2014Date of Patent: September 27, 2016Assignee: Microsemi Storage Solutions (US), Inc.Inventors: Rino Micheloni, Alessia Marelli, Peter Z. Onufryk, Christopher I. W. Norrie, Ihab Jaser, Luca Crippa
-
Memory controller and integrated circuit device for correcting errors in data read from memory cells
Patent number: 9448881Abstract: An integrated circuit device for correcting errors in data read from memory cells includes a decoder, an encoder and a data management module. The data management module is configured to select a correctable raw bit error rate limit from a plurality of raw bit error rate limits by changing a code-rate used by the encoder, wherein a virtual change to the decoder and the encoder occur to change the code rate.Type: GrantFiled: June 23, 2015Date of Patent: September 20, 2016Assignee: Microsemi Storage Solutions (US), INC.Inventors: Rino Micheloni, Alessia Marelli, Peter Z. Onufryk, Christopher I. W. Norrie, Ihab Jaser -
Patent number: 9128858Abstract: Apparatuses and methods for correcting errors in data read from memory cells of an integrated circuit device includes an encoder. The encoder is configured from a single parity check matrix and the encoder is configured to be virtually adjustable by setting a number of bits in the encoder to zero. A decoder is configured from the single parity check matrix and the decoder is configured to be virtually adjustable by setting a log-likelihood ratio (LLR) for a number of bits in the decoder to a strong value. A code-rate that the encoder and decoder uses can be changed by adjusting the number of bits in the encoder that are set to zero and the number of bits in the decoder that are set to the strong LLR value.Type: GrantFiled: January 29, 2013Date of Patent: September 8, 2015Assignee: PMC-SIERRA US, INC.Inventors: Rino Micheloni, Peter Z. Onufryk, Alessia Marelli, Christopher I. W. Norrie, Ihab Jaser
-
Patent number: 9092353Abstract: Systems and methods for correcting errors in data read from memory cells include a memory controller, which includes an encoder, and a decoder. The memory controller is configured to adjust a correctable raw bit error rate limit to correct different bit error rates occurring in data read from the memory cells. The correctable raw bit error rate limit is adjusted by switching the decoding between hard-decision decoding and soft-decision decoding, wherein a number of soft bits allocated for message values can be changed during soft-decision decoding. The correctable raw bit error rate is adjusted by changing the code-rate within the memory system while making virtual adjustments to the same encoder and decoder.Type: GrantFiled: January 29, 2013Date of Patent: July 28, 2015Assignee: PMC-SIERRA US, INC.Inventors: Rino Micheloni, Peter Z. Onufryk, Alessia Marelli, Christopher I. W. Norrie, Ihab Jaser
-
Publication number: 20140281800Abstract: A nonvolatile memory storage controller is provided for delivering log likelihood ratios (LLRs) to a low-density parity check (LDPC) decoder for use in the decoding of an LDPC encoded codeword. The controller includes read circuitry for reading an LDPC encoded codeword stored in a nonvolatile memory storage module using a plurality of soft-decision reference voltages to provide a plurality of soft-decision bits representative of the codeword. The controller further includes a plurality of neighboring cell contribution LLR look-up tables representative of the contribution of the neighboring cells to threshold voltage distribution of the memory storage module. The controller provides the LLRs from the appropriate LLR look-up table to an LDPC decoder for the subsequent decoding of the codeword.Type: ApplicationFiled: March 13, 2014Publication date: September 18, 2014Applicant: PMC-SIERRA US, INC.Inventors: Rino Micheloni, Alessia Marelli, Peter Z. Onufryk, Christopher I. W. Norrie, Ihab Jaser, Luca Crippa
-
Publication number: 20140281828Abstract: A system and method reading, accumulating and processing soft information for use in LDPC decoding. In accordance with the present invention, an LDPC decoder includes accumulation circuitry to receive soft reads of a cell of the nonvolatile memory storage module and to produce an accumulated soft read that can be used to identify an appropriate LLR for the cell. The accumulation circuitry of the present invention may include, an accumulation RAM, an arithmetic logic unit (ALU) and a soft accumulation control and sequencing module for accumulating and processing soft information for use in LDPC decoding.Type: ApplicationFiled: March 14, 2014Publication date: September 18, 2014Applicant: PMC-SIERRA US, INC.Inventors: Rino Micheloni, Alessia Marelli, Peter Z. Onufryk, Christopher I. W. Norrie, Ihab Jaser, Luca Crippa
-
Patent number: 8588228Abstract: A nonvolatile memory controller includes a host controller interface, processors, a message networks and a data network. The host controller interface includes a command fetch module, command assembly buffers, and a command dispatch module. The command fetch module retrieves nonvolatile memory commands from a host processing unit. The command assembly buffers store the nonvolatile memory commands retrieved from the host processing unit. The command dispatch module generates request message packets including the nonvolatile memory commands. The message network routes the request message packets to the processors. The processors process the nonvolatile memory commands in the request message packets for controlling operation of the nonvolatile memory controller.Type: GrantFiled: March 18, 2011Date of Patent: November 19, 2013Assignee: PMC-Sierra US, Inc.Inventors: Peter Z. Onufryk, Jayesh Patel, Ihab Jaser, Ganesh T. Seshan
-
Patent number: 8554968Abstract: A nonvolatile memory controller processes a nonvolatile memory command and generates a completion status for the nonvolatile memory command. The nonvolatile memory controller transmits the completion status to a host processing unit for storage in a completion queue of the host processing unit. An interrupt manager in the nonvolatile memory controller determines the completion queue contains an unprocessed completion status and generates an interrupt message packet. The nonvolatile memory controller transmits the interrupt message packet to the host processing unit for triggering an interrupt in the host processing unit and alerting the host processing unit to the unprocessed completion status.Type: GrantFiled: March 21, 2011Date of Patent: October 8, 2013Assignee: PMC-Sierra, Inc.Inventors: Peter Z. Onufryk, Jayesh Patel, Ihab Jaser
-
Patent number: 6141323Abstract: A queue length measurement device that is comprised of a number of queues that are capable of holding data cells. A differential counter is coupled to each queue. The counter is incremented when a cell is written into the queue and decremented when a cell is read from the queue. An interval measurement device, coupled to the differential counter, generates a pulse to reset the counter at fixed intervals equivalent to n cells time (where n is the maximum number of cells the queue counter can measure). A multiplexer is coupled to the multiple differential counters. A transfer control circuit coupled to the interval measurement device selects the appropriate queue measurement to be output from the multiplexer to the other switch elements. A system and methodology provide for queue flow statistics and closed loop control of cell flow into the queue.Type: GrantFiled: June 3, 1996Date of Patent: October 31, 2000Assignee: Whittaker CorporationInventors: Marinica Rusu, Ihab A. Jaser
-
Patent number: 6137807Abstract: An input processor recognizes and accepts a wide variety of protocols and formats. Queue management stores the uniform cells in a dual balanced bank memory system, which provides for utilizing an available bank of memory when the other bank of memory is in use, and otherwise balancing the use of the banks of memory, thereby maintaining equal free lists. Queue management apparatus and logic also ascertains and appends routing data to the stored data and transmits the data according to its priority.Type: GrantFiled: December 5, 1997Date of Patent: October 24, 2000Assignee: Whittaker CorporationInventors: Marinica Rusu, Ihab A. Jaser
-
Patent number: 6111880Abstract: The present invention is directed to a hybrid packet/cell switching, linking, and control system and methodology for sharing a common internal cell format that supports multiple protocol operations to support both high speed Ethernet and ATM. The architecture is a shared memory common internal cell architecture (ATM is the preferred embodiment), providing capabilities that support multicast data traffic (which is specific in a LAN environment) and accommodates a large shared buffer and linked list queue set groupings to control reading and retrieving the cell and packet encapsulated cell data types to permit intercoupling all combinations of cross/hybrid switching. The new hybrid switch provides both a full non-blocking packet (e.g., Ethernet) switch having a plurality of ports (e.g., 32 @ 100 Mbps (full or half duplex) ports) and a full non-blocking cell (e.g., ATM) switch having a plurality of ports (e.g., 32 @ 155 Mbps ports).Type: GrantFiled: December 5, 1997Date of Patent: August 29, 2000Assignee: Whittaker CorporationInventors: Marinica Rusu, Ihab A. Jaser
-
Patent number: 5938749Abstract: A queue length measurement device that is comprised of a number of queues that are capable of holding data cells. A differential counter is coupled to each queue. The counter is incremented when a cell is written into the queue and decremented when a cell is read from the queue. An interval measurement device is coupled to the differential counter. The interval measurement device generates a pulse to reset the counter at fixed intervals equivalent to n cells time (where n is the maximum number of cells the queue counter can measure). A multiplexer is coupled to the multiple differential counters. A transfer control circuit coupled to the interval measurement device selects the appropriate queue length to be output from the multiplexer to the other switch elements. A system and methodology are also provided to provide for queue flow statistics and closed loop control of cell flow into the queue. A queue measurement apparatus is provided for measuring a data queue size.Type: GrantFiled: June 3, 1996Date of Patent: August 17, 1999Assignee: Whittaker Communications Inc.Inventors: Marinica Rusu, Ihab A. Jaser