Patents by Inventor Ilya K. Ganusov
Ilya K. Ganusov has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11960734Abstract: Systems and methods described herein may relate to providing a dynamically configurable circuitry able to be programed using a microsector granularity. Furthermore, selective partial reconfiguration operations may be performed use write operations to write a new configuration over existing configurations to selectively reprogram a portion of programmable logic. A quasi-delay insensitive (QDI) shift register and/or control circuitry receiving data and commands from an access register disposed between portions of programmable logic may enable at least some of the operations described.Type: GrantFiled: September 25, 2020Date of Patent: April 16, 2024Assignee: Intel CorporationInventors: Sean R Atsatt, Ilya K. Ganusov
-
Patent number: 11901896Abstract: An integrated circuit device includes a programmable logic fabric that has programmable logic circuitry and a partial reconfiguration region. The integrated circuit device also includes a network-on-chip formed in soft logic of the integrated circuit device. Additionally, the network-on-chip is configurable to remain operable during a partial reconfiguration of the partial reconfiguration region.Type: GrantFiled: June 24, 2021Date of Patent: February 13, 2024Assignee: Intel CorporationInventors: Scott Jeremy Weber, Ilya K. Ganusov
-
Publication number: 20220334609Abstract: Systems or methods for performing clock-skew scheduling or time borrowing using clock delays internal to hardened logic circuitry of an integrated circuit are provided. Such an integrated circuit may include programmable logic circuitry and hardened logic circuitry. The programmable logic circuitry may include at least a first path and a second path. The hardened logic circuitry may include input registers to receive the data from the first path and output registers to output the data to the second path. The hardened logic circuitry may also include first hardened logic circuitry to perform third operations between the input registers and the output registers. The hardened circuitry may also include a first delay circuit configurable to delay a clock signal by a first delay to the input registers or the output registers to enable time borrowing with the hardened logic circuitry.Type: ApplicationFiled: July 1, 2022Publication date: October 20, 2022Inventors: Ilya K. Ganusov, Grace Zgheib
-
Publication number: 20220244867Abstract: Systems or methods of the present disclosure may provide a programmable fabric including programmable logic. The programmable logic may include memory, a network-on-chip (NOC), and at least one micro NOC formed with hardened resources in the programmable fabric. Further, the at least one micro NOC may be communicatively coupled to the NOC and to the programmable logic. Additionally, the at least one micro NOC may selectively route data between the NOC and the programmable logic.Type: ApplicationFiled: April 20, 2022Publication date: August 4, 2022Inventors: Bee Yee Ng, Ilya K. Ganusov, Scott Jeremy Weber
-
Publication number: 20220221986Abstract: An integrated circuit device includes a programmable fabric that has a plurality of memory blocks. The integrated circuit device also includes a network-on-chip (NOC) located on a shoreline of the programmable fabric and at least one micro NOC formed with hardened resources in the programmable fabric. The at least one micro NOC is communicatively coupled to the NOC and to at least one memory block of the plurality of memory blocks. Additionally, the at least one micro NOC is configurable to route data between the NOC and the at least one memory block.Type: ApplicationFiled: April 1, 2022Publication date: July 14, 2022Inventors: Scott Jeremy Weber, Ashish Gupta, Navid Azizi, Ilya K. Ganusov, Kalen Brunham, Przemek Guzy, Rajiv Kumar, Thuyet Ngo, Mark Honman
-
Publication number: 20220196735Abstract: Systems and methods described herein may relate to data transactions involving a microsector architecture. Control circuitry may organize transactions to and from the microsector architecture to, for example, enable direct addressing transactions as well as batch transactions across multiple microsectors. A data path disposed between programmable logic circuitry of a column of microsectors and a column of row controllers may form a micro-network-on-chip used by a network-on-chip to interface with the programmable logic circuitry.Type: ApplicationFiled: December 23, 2020Publication date: June 23, 2022Inventors: Sean R. Atsatt, Ilya K. Ganusov
-
Publication number: 20220197855Abstract: Systems and methods described herein may relate to data transactions involving a microsector architecture. Control circuitry may organize transactions to and from the microsector architecture to, for example, enable direct addressing transactions as well as batch transactions across multiple microsectors. A data path disposed between programmable logic circuitry of a column of microsectors and a column of row controllers may form a micro-network-on-chip used by a network-on-chip to interface with the programmable logic circuitry.Type: ApplicationFiled: December 23, 2020Publication date: June 23, 2022Inventors: Ilya K. Ganusov, Ashish Gupta, Chee Hak Teh, Sean R. Atsatt, Scott Jeremy Weber, Parivallal Kannan, Aman Gupta, Gary Brian Wallichs
-
Publication number: 20210326284Abstract: Systems and methods described herein may relate to burst sampling of an integrated circuit device. Such a system may include a first logic access block including a data register and a second logic access block including a memory column. The memory column may be configurable to operate as a First In, First Out (FIFO), user lookup table (LUT) mode, or as user random access memory (RAM). The memory column may store data sampled from the data register for any number of clock cycles and the data may be sampled at the speed of a clock of a device under test (DUT).Type: ApplicationFiled: June 25, 2021Publication date: October 21, 2021Inventors: Bee Yee Ng, Gaik Ming Chan, Ilya K. Ganusov
-
Publication number: 20210320661Abstract: An integrated circuit device includes a programmable logic fabric that has programmable logic circuitry and a partial reconfiguration region. The integrated circuit device also includes a network-on-chip formed in soft logic of the integrated circuit device. Additionally, the network-on-chip is configurable to remain operable during a partial reconfiguration of the partial reconfiguration region.Type: ApplicationFiled: June 24, 2021Publication date: October 14, 2021Inventors: Scott Jeremy Weber, Ilya K. Ganusov
-
Publication number: 20210011636Abstract: Systems and methods described herein may relate to providing a dynamically configurable circuitry able to be programed using a microsector granularity. Furthermore, selective partial reconfiguration operations may be performed use write operations to write a new configuration over existing configurations to selectively reprogram a portion of programmable logic. A quasi-delay insensitive (QDI) shift register and/or control circuitry receiving data and commands from an access register disposed between portions of programmable logic may enable at least some of the operations described.Type: ApplicationFiled: September 25, 2020Publication date: January 14, 2021Inventors: Sean R. Atsatt, Ilya K. Ganusov
-
Patent number: 10340898Abstract: The disclosed pulsed latched circuitry includes first and second latch circuits. The first and second latch circuits can be provided with additional logic circuit components to permit them to be operated as a flip-flop circuit, or as a FIFO circuit with a depth of two.Type: GrantFiled: June 23, 2017Date of Patent: July 2, 2019Assignee: XILINX, INC.Inventor: Ilya K. Ganusov
-
Publication number: 20190181863Abstract: The disclosed circuit arrangements include a logic circuit, multiple bi-stable circuits, and control circuitry coupled to the bi-stable circuits. Each bi-stable circuit has a data input, a clock input, and an output coupled to the logic circuit. The control circuitry is programmable to selectively connect outputs of the bi-stable circuits or signals at the data inputs of the plurality of bi-stable circuits to inputs of the logic circuit. The control circuitry generates one or more delayed clock signals from the clock signal, and selectively provides one of the one or more delayed clock signals or the clock signal without delay to the clock input of each of the first plurality of bi-stable circuits.Type: ApplicationFiled: December 8, 2017Publication date: June 13, 2019Applicant: Xilinx, Inc.Inventors: Ilya K. Ganusov, Brian C. Gaide, Henri Fraisse
-
Patent number: 10320386Abstract: The disclosed circuit arrangements include a logic circuit, multiple bi-stable circuits, and control circuitry coupled to the bi-stable circuits. Each bi-stable circuit has a data input, a clock input, and an output coupled to the logic circuit. The control circuitry is programmable to selectively connect outputs of the bi-stable circuits or signals at the data inputs of the plurality of bi-stable circuits to inputs of the logic circuit. The control circuitry generates one or more delayed clock signals from the clock signal, and selectively provides one of the one or more delayed clock signals or the clock signal without delay to the clock input of each of the first plurality of bi-stable circuits.Type: GrantFiled: December 8, 2017Date of Patent: June 11, 2019Assignee: XILINX, INC.Inventors: Ilya K. Ganusov, Brian C. Gaide, Henri Fraisse
-
Patent number: 10284185Abstract: The disclosed circuit arrangements include a logic circuit, input register logic coupled to the logic circuit and including a first plurality of bi-stable circuits and a control circuit coupled to the input register logic. The control circuit is configured to generate a plurality of delayed clock signals from an input clock signal. The plurality of delayed clock signals include a first delayed clock signal and a second delayed clock signal. The control circuit selectively provides one or more of the delayed clock signals or the input clock signal to clock inputs of the first plurality of bi-stable circuits and selectively provides one or more of the delayed clock signals or the input clock signal to the logic circuit. The control circuit includes a variable clock delay logic circuit configured to equalize a clock delay to the input register logic with a clock delay to the logic circuit.Type: GrantFiled: December 18, 2017Date of Patent: May 7, 2019Assignee: XILINX, INC.Inventors: Brian C. Gaide, Ilya K. Ganusov, Chi M. Nguyen, Robert I. Fu
-
Patent number: 10230374Abstract: Aspects of various embodiments of the present disclosure are directed to methods and circuits preventing hold violations in clock synchronized circuits. In an example implementation, a circuit includes a logic circuit having a set of inputs. Signal propagation time on a signal path to at least one of the set of inputs presents a hold violation. The circuit includes first and second level-sensitive latches. The first level-sensitive latch has an output connected to the one of the plurality of inputs. The second level-sensitive latch has an input connected to an output of the logic circuit. A latch control circuit is configured to remove the hold violation on the input by providing a pulsed clock signal to a clock input of the second level-sensitive latch and an inversion of the pulsed clock signal to a clock input of the first level-sensitive latch.Type: GrantFiled: September 16, 2016Date of Patent: March 12, 2019Assignee: XILINX, INC.Inventors: Ilya K. Ganusov, Benjamin S. Devlin
-
Patent number: 10069486Abstract: A register circuit includes a first pulse-latch circuit configured to store data from a first input node. A multiplexer circuit is configured to select between an output of the first pulse-latch circuit and a second input node. A second pulse-latch circuit is configured to store data provided by the multiplexer circuit. A control circuit is configured to switch, in response to a configuration signal, the register circuit between a flip-flop mode and a dual-latch mode.Type: GrantFiled: June 29, 2016Date of Patent: September 4, 2018Assignee: XILINX, INC.Inventors: Benjamin S. Devlin, Ilya K. Ganusov
-
Patent number: 10049177Abstract: A circuit for reducing power consumed by routing clock signals in an integrated circuit is described. The circuit comprises a clock routing network comprising a clock row coupled to receive an input clock signal having a first clock frequency and a plurality of clock branches coupled to the clock row; and a plurality of circuit blocks coupled to the plurality of clock branches, each circuit block having a clock conversion circuit and a register; wherein the clock conversion circuit is programmable to generate clock pulses of an internal clock signal, coupled to the register, having a second frequency that is greater than the first frequency. A method of reducing power consumed by routing clock signals in an integrated circuit is also disclosed.Type: GrantFiled: July 7, 2015Date of Patent: August 14, 2018Assignee: XILINX, INC.Inventors: Benjamin S. Devlin, Ilya K. Ganusov
-
Patent number: 9954534Abstract: Aspects of various embodiments of the present disclosure are directed to methods and circuits for preventing hold time violations in clock synchronized circuits. In an example implementation, a circuit includes at least a first flip-flop, a second flip-flop, and a level-sensitive latch connected in a signal path from the first flip-flop to the second flip-flop. A clock node of the first flip-flop is connected to receive a first clock signal and a clock node of the second flip-flop is connected to receive a second clock signal. The propagation delay from the first flip-flop through the level-sensitive latch to the second flip-flop is smaller than the skew between the first clock and the second clock, thereby presenting a hold time violation. A level-sensitive latch control circuit is configured to prevent the hold time violation by providing a pulsed clock signal to a clock node of the one level-sensitive latch circuit.Type: GrantFiled: September 16, 2016Date of Patent: April 24, 2018Assignee: XILINX, INC.Inventors: Ilya K. Ganusov, Benjamin S. Devlin, Henri Fraisse
-
Publication number: 20180083633Abstract: Aspects of various embodiments of the present disclosure are directed to methods and circuits for preventing hold time violations in clock synchronized circuits. In an example implementation, a circuit includes at least a first flip-flop, a second flip-flop, and a level-sensitive latch connected in a signal path from the first flip-flop to the second flip-flop. A clock node of the first flip-flop is connected to receive a first clock signal and a clock node of the second flip-flop is connected to receive a second clock signal. The propagation delay from the first flip-flop through the level-sensitive latch to the second flip-flop is smaller than the skew between the first clock and the second clock, thereby presenting a hold time violation. A level-sensitive latch control circuit is configured to prevent the hold time violation by providing a pulsed clock signal to a clock node of the one level-sensitive latch circuit.Type: ApplicationFiled: September 16, 2016Publication date: March 22, 2018Applicant: Xilinx, Inc.Inventors: Ilya K. Ganusov, Benjamin S. Devlin, Henri Fraisse
-
Patent number: 9875330Abstract: Disclosed approaches for processing a circuit design include identifying duplicate instances of a module in a representation of the circuit design. A processor circuit performs folding operations for at least one pair of the duplicate instances of the module. One instance of the duplicates is removed from the circuit design, and a multiplexer is inserted. The multiplexer receives and selects one of the input signals to the duplicate instances and provides the selected input signal to the remaining instance. For each flip-flop in the remaining instance, a pipelined flip-flop is inserted. Connections to a first clock signal in the remaining instance are replaced with connections to a second clock signal having twice the frequency of the first clock signal. An alignment circuit is inserted to receive the output signal from the first instance and provide concurrent first and second output signals.Type: GrantFiled: December 4, 2015Date of Patent: January 23, 2018Assignee: XILINX, INC.Inventors: Ilya K. Ganusov, Henri Fraisse, Ashish Sirasao, Alireza S. Kaviani