Patents by Inventor Ishai Naveh
Ishai Naveh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10984861Abstract: A memory device can include a plurality of memory cells formed in a substrate, each having a resistive element programmable between at least two different resistance states, including memory cells configured to store data received by the memory device, and reference cells; a reference circuit formed in the substrate configured to generate at least a first reference resistance from resistances of a plurality of reference cells; a sense circuit formed in the substrate coupled to the memory cells and at least the first reference resistance and configured to compare a resistance of a selected memory cell to at least the first reference resistance to determine the data stored by the selected memory cell.Type: GrantFiled: July 10, 2018Date of Patent: April 20, 2021Assignee: Adesto Technologies CorporationInventors: Ishai Naveh, Venkatesh P. Gopinath, John Dinh, Mark T. Ramsbey
-
Patent number: 10726888Abstract: A memory device can include: a memory array with memory cells arranged as data lines; an interface that receives a read command requesting bytes of data in a consecutively addressed order from an address of a starting byte; a first buffer that stores a first data line from the memory array that includes the starting byte; a second buffer that stores a second data line from the memory array, which is consecutively addressed with respect to the first data line; output circuitry configured to access data from the buffers, and to sequentially output each byte from the starting byte through a highest addressed byte of the first data line, and each byte from a lowest addressed byte of the second data line until the requested data bytes has been output; and a data strobe driver that clocks each byte of data output by a data strobe on the interface.Type: GrantFiled: March 12, 2019Date of Patent: July 28, 2020Assignee: Adesto Technologies CorporationInventors: Gideon Intrater, Bard Pedersen, Ishai Naveh
-
Publication number: 20190237118Abstract: A memory device can include: a memory array with memory cells arranged as data lines; an interface that receives a read command requesting bytes of data in a consecutively addressed order from an address of a starting byte; a first buffer that stores a first data line from the memory array that includes the starting byte; a second buffer that stores a second data line from the memory array, which is consecutively addressed with respect to the first data line; output circuitry configured to access data from the buffers, and to sequentially output each byte from the starting byte through a highest addressed byte of the first data line, and each byte from a lowest addressed byte of the second data line until the requested data bytes has been output; and a data strobe driver that clocks each byte of data output by a data strobe on the interface.Type: ApplicationFiled: March 12, 2019Publication date: August 1, 2019Inventors: Gideon Intrater, Bard Pedersen, Ishai Naveh
-
Patent number: 10290334Abstract: A memory device can include: a memory array with memory cells arranged as data lines; an interface that receives a read command requesting bytes of data in a consecutively addressed order from an address of a starting byte; a first buffer that stores a first data line from the memory array that includes the starting byte; a second buffer that stores a second data line from the memory array, which is consecutively addressed with respect to the first data line; output circuitry configured to access data from the buffers, and to sequentially output each byte from the starting byte through a highest addressed byte of the first data line, and each byte from a lowest addressed byte of the second data line until the requested data bytes has been output; and a data strobe driver that clocks each byte of data output by a data strobe on the interface.Type: GrantFiled: September 29, 2017Date of Patent: May 14, 2019Assignee: Adesto Technologies CorporationInventors: Gideon Intrater, Bard Pedersen, Ishai Naveh
-
Publication number: 20180025761Abstract: A memory device can include: a memory array with memory cells arranged as data lines; an interface that receives a read command requesting bytes of data in a consecutively addressed order from an address of a starting byte; a first buffer that stores a first data line from the memory array that includes the starting byte; a second buffer that stores a second data line from the memory array, which is consecutively addressed with respect to the first data line; output circuitry configured to access data from the buffers, and to sequentially output each byte from the starting byte through a highest addressed byte of the first data line, and each byte from a lowest addressed byte of the second data line until the requested data bytes has been output; and a data strobe driver that clocks each byte of data output by a data strobe on the interface.Type: ApplicationFiled: September 29, 2017Publication date: January 25, 2018Inventors: Gideon Intrater, Bard Pedersen, Ishai Naveh
-
Patent number: 9812183Abstract: A memory device can include: a memory array with memory cells arranged as data lines; an interface that receives a read command requesting bytes of data in a consecutively addressed order from an address of a starting byte; a first buffer that stores a first data line from the memory array that includes the starting byte; a second buffer that stores a second data line from the memory array, which is consecutively addressed with respect to the first data line; output circuitry configured to access data from the buffers, and to sequentially output each byte from the starting byte through a highest addressed byte of the first data line, and each byte from a lowest addressed byte of the second data line until the requested data bytes has been output; and a data strobe driver that clocks each byte of data output by a data strobe on the interface.Type: GrantFiled: March 4, 2016Date of Patent: November 7, 2017Assignee: Adesto Technologies CorporationInventors: Gideon Intrater, Bard Pedersen, Ishai Naveh
-
Publication number: 20170256297Abstract: A memory device can include: a memory array with memory cells arranged as data lines; an interface that receives a read command requesting bytes of data in a consecutively addressed order from an address of a starting byte; a first buffer that stores a first data line from the memory array that includes the starting byte; a second buffer that stores a second data line from the memory array, which is consecutively addressed with respect to the first data line; output circuitry configured to access data from the buffers, and to sequentially output each byte from the starting byte through a highest addressed byte of the first data line, and each byte from a lowest addressed byte of the second data line until the requested data bytes has been output; and a data strobe driver that clocks each byte of data output by a data strobe on the interface.Type: ApplicationFiled: March 4, 2016Publication date: September 7, 2017Inventors: Gideon Intrater, Bard Pedersen, Ishai Naveh
-
Patent number: 9755142Abstract: A method can include forming a plurality of access transistors, including forming second semiconductor regions over an integrated circuit substrate that are doped to a second conductivity type, the second semiconductor regions being over and in contact with first semiconductor regions doped to a first conductivity type, and forming third semiconductor regions doped to the first conductivity type in contact with the second semiconductor regions; forming a plurality of conductive structures, over and in contact with the third semiconductor regions; and forming programmable impedance memory cells over and in contact with the conductive structures.Type: GrantFiled: May 16, 2016Date of Patent: September 5, 2017Assignee: Adesto Technologies CorporationInventor: Ishai Naveh
-
Patent number: 9570166Abstract: A memory devices and methods can use multiple sense operations to detect a state of memory elements in a marginal state. In some embodiments, an evaluation circuit can generates an output value for a memory element in response multiple sense results for the same memory element.Type: GrantFiled: December 16, 2014Date of Patent: February 14, 2017Assignee: Adesto Technologies CorporationInventors: Nad Edward Gilbert, Ishai Naveh, Narbeh Derhacobian
-
Patent number: 9373398Abstract: A method can include programming programmable resistive elements (PREs) in a first integrated circuit (IC) device to establish functions of configurable circuits of the first IC device; and creating at least one second IC device by forming non-programmable connections based on resistive states of the PREs of the first IC device to provide the functions of the first IC device in the second IC device.Type: GrantFiled: April 14, 2015Date of Patent: June 21, 2016Assignee: Adesto Technologies CorporationInventor: Ishai Naveh
-
Patent number: 9343667Abstract: A memory device can include at least one programmable impedance cell having at least one programmable layer formed between a first terminal and a second terminal, the programmable layer being programmable between at least two impedance states by application of electric fields; and at least a first access bipolar junction transistor (BJT) coupled to the programmable impedance cell having at least a portion formed by a semiconductor material; wherein a base region and a first emitter region or collector region of the first access BJT are vertically aligned with one another.Type: GrantFiled: March 31, 2014Date of Patent: May 17, 2016Assignee: Adesto Technologies CorporationInventor: Ishai Naveh
-
Patent number: 8947913Abstract: Integrated circuit (IC) devices are disclosed that include programmable impedance elements (elements) as data storage element. In some embodiments, IC devices can include latch circuit with one or more elements that establish a function of an associated circuit. In other embodiments, IC devices can include elements arranged in a cross-point array connected to control terminals of access devices. In still other embodiments, a memory device can include a programmable address decoder. Corresponding methods are also disclosed.Type: GrantFiled: May 24, 2011Date of Patent: February 3, 2015Assignee: Adesto Technologies CorporationInventors: Narbeh Derhacobian, Ishai Naveh
-
Patent number: 8913444Abstract: A memory devices and methods can use multiple sense operations to detect a state of memory elements in a marginal state. In some embodiments, an evaluation circuit can generates an output value for a memory element in response multiple sense results for the same memory element. In other embodiments, a memory device can include both standard and strong read operations, where strong read operations apply more energy to a selected memory element than a standard read operation.Type: GrantFiled: February 29, 2012Date of Patent: December 16, 2014Assignee: Adesto Technologies CorporationInventors: Nad Edward Gilbert, Ishai Naveh, Narbeh Derhacobian
-
Patent number: 8902631Abstract: A memory device can include a plurality of physical blocks that each include a number of memory elements programmable between at least two different impedance states, the memory elements being subject to degradation in performance; and bias circuits configured to applying healing electrical conditions to at least one spare physical block that does not contain valid data; wherein the healing electrical conditions are different from write operation electrical conditions, and reverse degradation of the memory elements of the at least one spare physical block.Type: GrantFiled: August 30, 2012Date of Patent: December 2, 2014Assignee: Adesto Technologies CorporationInventors: Ravi Sunkavalli, Ishai Naveh, Malcolm Wing
-
Patent number: 8687403Abstract: An integrated circuit (IC) device may include a first portion having a plurality of volatile memory cells; and a second portion coupled by a data transfer path to the first portion, the second portion including a plurality of nonvolatile memory cells, each nonvolatile memory cell including at least one resistive element programmable more than once between different resistance values. A memory device may also include variable impedance elements accessible by access bipolar junction transistors (BJTs) having at least a portion formed by a semiconductor layer formed over a substrate. A memory device may also include a plurality of memory elements that each includes a dielectric layer formed between a first and second electrode, the dielectric layer including a solid electrolyte with a soluble metal having a mobility less than that of silver in a germanium disulfide.Type: GrantFiled: June 10, 2011Date of Patent: April 1, 2014Assignee: Adesto Technologies CorporationInventors: Narbeh Derhacobian, Shane Charles Hollmer, Ishai Naveh
-
Patent number: 8675396Abstract: An integrated circuit (IC) device can include a memory array having memory elements formed with a solid ion conductor, the memory array programmable to provide portions with different response types; and a logic section comprising logic circuits configured to perform logic functions, the logic section being coupled to the memory array to store and read data values therefrom. A memory device can also have a plurality of access ports, each configurable to access any of the different portions of the memory array. A memory device can further include a read circuit configured to read data values from the different portions according to the response type of each portion.Type: GrantFiled: December 10, 2012Date of Patent: March 18, 2014Assignee: Adesto Technologies CorporationInventors: Narbeh Derhacobian, Ishai Naveh, Shane Charles Hollmer
-
Publication number: 20140063902Abstract: A memory device can include a plurality of physical blocks that each include a number of memory elements programmable between at least two different impedance states, the memory elements being subject to degradation in performance; and bias circuits configured to applying healing electrical conditions to at least one spare physical block that does not contain valid data; wherein the healing electrical conditions are different from write operation electrical conditions, and reverse degradation of the memory elements of the at least one spare physical block.Type: ApplicationFiled: August 30, 2012Publication date: March 6, 2014Applicant: ADESTO TECHNOLOGIES CORPORATIONInventors: Ravi Sunkavalli, Ishai Naveh, Malcolm Wing
-
Patent number: 7948020Abstract: An asymmetric non-volatile memory (NVM) cell for a CMOS IC formed by a standard CMOS process flow used to form both low voltage and high voltage transistors on a substrate. The NVM cell includes an NMOS floating gate transistor and an optional select transistor. The floating gate transistor includes an elongated floating gate having a first portion disposed over the channel region C150, a second portion extending into an enlarged drain diffusion area D150 away from the channel region, whereby the gate-to-drain capacitance is higher than the gate-to-source capacitance. The width of the floating gate extension portion is minimized, while both HV LDD and LV LDD implants are introduced together enabling LDD implant merging under the floating gate extension. HV LDD implant in the NVM transistor is replaced by LV LDD. The floating gate is formed using substantially U-shaped or J-shaped polysilicon structures. Various array addressing schemes are disclosed.Type: GrantFiled: March 23, 2010Date of Patent: May 24, 2011Assignee: Tower Semiconductor Ltd.Inventors: Yakov Roizin, Evgeny Pikhay, Ishai Naveh
-
Patent number: 7800156Abstract: An asymmetric non-volatile memory (NVM) cell for a CMOS IC formed by a standard CMOS process flow used to form both low voltage and high voltage transistors on a substrate. The NVM cell includes an NMOS floating gate transistor and an optional select transistor. The floating gate transistor includes an elongated floating gate having a first portion disposed over the channel region C150, a second portion extending into an enlarged drain diffusion area D150 away from the channel region, whereby the gate-to-drain capacitance is higher than the gate-to-source capacitance. The width of the floating gate extension portion is minimized, while both HV LDD and LV LDD implants are introduced together enabling LDD implant merging under the floating gate extension. HV LDD implant in the NVM transistor is replaced by LV LDD. The floating gate is formed using substantially U-shaped or J-shaped polysilicon structures. Various array addressing schemes are disclosed.Type: GrantFiled: February 25, 2008Date of Patent: September 21, 2010Assignee: Tower Semiconductor Ltd.Inventors: Yakov Roizin, Evgeny Pikhay, Ishai Naveh
-
Publication number: 20100172184Abstract: An asymmetric non-volatile memory (NVM) cell for a CMOS IC formed by a standard CMOS process flow used to form both low voltage and high voltage transistors on a substrate. The NVM cell includes an NMOS floating gate transistor and an optional select transistor. The floating gate transistor includes an elongated floating gate having a first portion disposed over the channel region C150, a second portion extending into an enlarged drain diffusion area D150 away from the channel region, whereby the gate-to-drain capacitance is higher than the gate-to-source capacitance. The width of the floating gate extension portion is minimized, while both HV LDD and LV LDD implants are introduced together enabling LDD implant merging under the floating gate extension. HV LDD implant in the NVM transistor is replaced by LV LDD. The floating gate is formed using substantially U-shaped or J-shaped polysilicon structures. Various array addressing schemes are disclosed.Type: ApplicationFiled: March 23, 2010Publication date: July 8, 2010Applicant: Tower Semiconductor Ltd.Inventors: Yakov Roizin, Evgeny Pikhay, Ishai Naveh