Abstract: A first device captures an image of an item and provides the image depicting the item, information usable to direct an electronic communication to the first device, and a textual descriptor to a host machine. The host machine is accessible by a second device. The first device receives an electronic communication from the second device regarding the image based on the information usable to direct the electronic communication to the first device that is associated with the image. The image is identifiable by the second device based on a tag for the image selected by the host machine based on the textual information. The communication is received by the first device based on a location of the first device relative to a location of the second device.

Abstract: A first device captures an image of an item and provides the image depicting the item and a textual descriptor to a host machine. The host machine receives the image of the item and provides the image and textual descriptor to a second device. The second device initially presents the image as a listing of the item. The second device presents the textual descriptor and an option to initiate a communication to a first user associated with the first device upon request by a second user of the second client device.

Abstract: A first device captures an image of an item and provides the image depicting the item and a textual descriptor to a host machine. The host machine receives the image of the item and provides the image and textual descriptor to a second device. The second device initially presents the image as a listing of the item. The second device presents the textual descriptor and an option to initiate a communication to a first user associated with the first device upon request by a second user of the second client device.

Abstract: A seller device executing a seller module captures an image of an item available for purchase and uploads the image to a host machine. The host machine receives the image of the item and provides the image and a seller address to a buyer device. The buyer device executing a buyer module presents the image and the seller address to a user. The seller address is usable to initiate a communication with the seller of the item. The host machine may provide the seller module to the seller device, and the host machine may provide the buyer module to the buyer device. The host machine may also communicate the image to an advertisement server configured to publish the image as a listing of the item.

Abstract: A seller device executing a seller module captures an image of an item available for purchase and uploads the image to a host machine. The host machine receives the image of the item and provides the image and a seller address to a buyer device. The buyer device executing a buyer module presents the image and the seller address to a user. The seller address is usable to initiate a communication with the seller of the item. The host machine may provide the seller module to the seller device, and the host machine may provide the buyer module to the buyer device. The host machine may also communicate the image to an advertisement server configured to publish the image as a listing of the item.

Abstract: A seller device executing a seller module captures an image of an item available for purchase and uploads the image to a host machine. The host machine receives the image of the item and provides the image and a seller address to a buyer device. The buyer device executing a buyer module presents the image and the seller address to a user. The seller address is usable to initiate a communication with the seller of the item. The host machine may provide the seller module to the seller device, and the host machine may provide the buyer module to the buyer device. The host machine may also communicate the image to an advertisement server configured to publish the image as a listing of the item.

Abstract: A seller device executing a seller module captures an image of an item available for purchase and uploads the image to a host machine. The host machine receives the image of the item and provides the image and a seller address to a buyer device. The buyer device executing a buyer module presents the image and the seller address to a user. The seller address is usable to initiate a communication with the seller of the item. The host machine may provide the seller module to the seller device, and the host machine may provide the buyer module to the buyer device. The host machine may also communicate the image to an advertisement server configured to publish the image as a listing of the item.

Abstract: A seller device executing a seller module captures an image of an item available for purchase and uploads the image to a host machine. The host machine receives the image of the item and provides the image and a seller address to a buyer device. The buyer device executing a buyer module presents the image and the seller address to a user. The seller address is usable to initiate a communication with the seller of the item. The host machine may provide the seller module to the seller device, and the host machine may provide the buyer module to the buyer device. The host machine may also communicate the image to an advertisement server configured to publish the image as a listing of the item.

Abstract: A seller device executing a seller module captures an image of an item available for purchase and uploads the image to a host machine. The host machine receives the image of the item and provides the image and a seller address to a buyer device. The buyer device executing a buyer module presents the image and the seller address to a user. The seller address is usable to initiate a communication with the seller of the item. The host machine may provide the seller module to the seller device, and the host machine may provide the buyer module to the buyer device. The host machine may also communicate the image to an advertisement server configured to publish the image as a listing of the item.

Abstract: A pipelined scan compression method and apparatus for reducing test data volume and test application time in a scan-based integrated circuit without reducing the speed of the scan chain operation in scan-test mode or self-test mode. The scan-based integrated circuit contains one or more scan chains, each scan chain comprising one or more scan cells coupled in series. The method and apparatus includes a decompressor comprising one or more shift registers, a combinational logic network, and an optional scan connector. The decompressor decompresses a compressed scan pattern on its compressed scan inputs and drives the generated decompressed scan pattern at the output of the decompressor to the scan data inputs of the scan-based integrated circuit. Any input constraints imposed by said combinational logic network are incorporated into an automatic test pattern generation (ATPG) program for generating the compressed scan pattern for one or more selected faults in one-step.

Abstract: A method and apparatus for compacting test responses containing unknown values in a scan-based integrated circuit. The proposed X-driven compactor comprises a chain-switching matrix block and a space compaction logic block. The chain-switching matrix block switches the internal scan chain outputs before feeding them to the space compaction logic block for compaction so as to minimize X-induced masking and error masking. The X-driven compactor further selectively includes a finite-memory compaction logic block to further compact the outputs of the space compaction logic block.

Abstract: A method and apparatus for selectively masking off unknown (‘x’) captured scan data in first selected scan cells 220 from propagating through the scan chains 221 for test, debug, diagnosis, and yield improvement of a scan-based integrated circuit 207 in a selected scan-test mode 232 or selected self-test mode. The scan-based integrated circuit 207 contains a plurality of scan chains 221, a plurality of pattern generators 208, a plurality of pattern compactors 213, with each scan chain 221 comprising multiple scan cells 220, 222 coupled in series. The method and apparatus further includes an output-mask controller 211 and an output-mask network 212 embedded on the scan data input path of second selected scan cells 222, or a set/reset controller controlling selected set/reset inputs of second selected scan cells. A synthesis method is also proposed for synthesizing the output-mask controller 211 and the set/reset controller.

Abstract: A broadcaster, system, and method for reducing test data volume and test application time in an ATE (automatic test equipment) in a scan-based integrated circuit. The scan-based integrated circuit contains multiple scan chains, each scan chain comprising multiple scan cells coupled in series. The broadcaster is a combinational logic network coupled to an optional virtual scan controller and an optional scan connector. The virtual scan controller controls the operation of the broadcaster. The system transmits virtual scan patterns stored in the ATE and generates broadcast scan patterns through the broadcaster for testing manufacturing faults in the scan-based integrated circuit. The number of scan chains that can be supported by the ATE is significantly increased. Methods are further proposed to reorder scan cells in selected scan chains, to generate the broadcast scan patterns and virtual scan patterns, and to synthesize the broadcaster and a compactor in the scan-based integrated circuit.

Abstract: A pipelined scan compression method and apparatus for reducing test data volume and test application time in a scan-based integrated circuit without reducing the speed of the scan chain operation in scan-test mode or self-test mode. The integrated circuit contains one or more scan chains, each scan chain comprising one or more scan cells coupled in series. A decompressor is embedded between N scan chains and M scan chains, where N<M, to broadcast compressed scan data patterns driven through the N scan chains into decompressed scan data patterns stored in the M scan chains. To speed up the shift-in/shift-out operation during decompression, the decompressor can be further split into two or more pipelined decompressors each placed between two sets of intermediate scan chains. The invention further comprises one or more pipelined compressors to speed up the shift-in/shift-out operation during compression.

Abstract: A method and apparatus time-division demultiplexes and decompresses a compressed input stimulus provided at a selected data rate R1, into a decompressed stimulus, driven at a selected data rate R2, for driving selected scan chains in a scan-based integrated circuit using a plurality of time-division demultiplexors and time-division multiplexors for shifting stimuli and test responses in and out of high-speed I/O pads in order to reduce test time, test cost, and scan pin count. A synthesis method is also proposed for synthesizing the time-division multiplexors, decompressors, compressors, and time-division multiplexors.

Abstract: A broadcaster, system, and method for reducing test data volume and test application time in an ATE (automatic test equipment) in a scan-based integrated circuit. The scan-based integrated circuit contains multiple scan chains, each scan chain comprising multiple scan cells coupled in series. The broadcaster is a combinational logic network coupled to an optional virtual scan controller and an optional scan connector. The virtual scan controller controls the operation of the broadcaster. The system transmits virtual scan patterns stored in the ATE and generates broadcast scan patterns through the broadcaster for testing manufacturing faults in the scan-based integrated circuit. The number of scan chains that can be supported by the ATE is significantly increased. Methods are further proposed to reorder scan cells in selected scan chains, to generate the broadcast scan patterns and virtual scan patterns, and to synthesize the broadcaster and a compactor in the scan-based integrated circuit.

Abstract: A broadcaster, system, and method for reducing test data volume and test application time in an ATE (automatic test equipment) in a scan-based integrated circuit. The scan-based integrated circuit contains multiple scan chains, each scan chain comprising multiple scan cells coupled in series. The broadcaster is a combinational logic network coupled to an optional virtual scan controller and an optional scan connector. The virtual scan controller controls the operation of the broadcaster. The system transmits virtual scan patterns stored in the ATE and generates broadcast scan patterns through the broadcaster for testing manufacturing faults in the scan-based integrated circuit. The number of scan chains that can be supported by the ATE is significantly increased. Methods are further proposed to reorder scan cells in selected scan chains, to generate the broadcast scan patterns and virtual scan patterns, and to synthesize the broadcaster and a compactor in the scan-based integrated circuit.

Abstract: A multi-level scan compression method and apparatus for reducing test data volume and test application time in a scan-based integrated circuit without reducing the speed of the scan chain operation in scan-test mode or self-test mode. The scan-based integrated circuit contains one or more scan chains, each scan chain including one or more scan cells coupled in series. Two or more decompressors are embedded between N compressed scan inputs and M scan chains, where N<M, to broadcast compressed scan data patterns driven through the N compressed scan inputs into decompressed scan data patterns stored in the M scan chains. The multi-level scan compression approach allows to speed up the shift-in/shift-out operation during decompression using two or more decompressors separated by intermediate scan chains. Two or more compressors are separated by intermediate scan chains to speed up the shift-in/shift-out operation during compression.

Abstract: A method for performing ATPG (automatic test pattern generation) and fault simulation in a scan-based integrated circuit, based on a selected clock order in a selected capture operation, in a selected scan-test mode or a selected self-test mode. The method comprises compiling 704 the RTL (register-transfer level) or Gate-Level HDL (hardware description language) code 701 based on the Input Constraints 702 and a Foundry Library 703, into a Sequential Circuit Model 705. The Sequential Circuit Model 705 is then transformed 706 into an equivalent Combinational Circuit Model 707 for performing Forward and/or Backward Clock Analysis 708 to determine the driving and observing clocks for all inputs and outputs of all combinational logic gates in the Combinational Circuit Model 707. The analysis results are used for Uncontrollable/Unobservable Labeling 709 of selected inputs and outputs of the combinational logic gates.

Abstract: A broadcaster, system, and method for reducing test data volume and test application time in an ATE (automatic test equipment) in a scan-based integrated circuit. The scan-based integrated circuit contains multiple scan chains, each scan chain comprising multiple scan cells coupled in series. The broadcaster is a combinational logic network coupled to an optional virtual scan controller and an optional scan connector. The virtual scan controller controls the operation of the broadcaster. The system transmits virtual scan patterns stored in the ATE and generates broadcast scan patterns through the broadcaster for testing manufacturing faults in the scan-based integrated circuit. The number of scan chains that can be supported by the ATE is significantly increased. Methods are further proposed to reorder scan cells in selected scan chains, to generate the broadcast scan patterns and virtual scan patterns, and to synthesize the broadcaster and a compactor in the scan-based integrated circuit.