Patents by Inventor Jafar Savoj
Jafar Savoj has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9306509Abstract: In one embodiment, a differential amplifier is provided. Gates of a first differential pair of transistors, of a first conductivity type, and a second pair or transistors, of a second conductivity type are coupled to first and second input terminals of the differential amplifier. A first pair of adjustable current sources are configured to adjust respective tail currents of the first differential pair of transistors in response to a first bias current control signal. A second pair of adjustable current sources are configured to adjust respective tail currents of the second differential pair of transistors in response to the first bias current control signal. A third pair of adjustable current sources are configured to adjust respective currents through the second differential pair of transistors in response to a second bias current control signal.Type: GrantFiled: July 27, 2012Date of Patent: April 5, 2016Assignee: XILINX, INC.Inventors: Siok Wei Lim, Cheng-Hsiang Hsieh, Jafar Savoj
-
Patent number: 9292782Abstract: Exemplary embodiments are directed to a transceiver having an adaptive matching circuit. A transceiver may include a matching circuit that is coupled to an antenna and includes an adjustable capacitor. The transceiver may further include an envelope detector coupled to the antenna and a sensor for sensing a voltage at an output of the envelope detector.Type: GrantFiled: October 26, 2011Date of Patent: March 22, 2016Assignee: Qualcomm IncorporatedInventors: Jafar Savoj, Angelica Wong
-
Patent number: 9160396Abstract: A VCO of a PLL outputs a first differential signal of frequency FVCO. A first divide-by-two circuit local to the VCO divides the first differential signal and outputs a first quadrature signal of frequency FVCO/2. Two of the component signals of the first quadrature signal are routed to a second divide-by-two circuit local to a first mixer of a first device. The second divide-by-two circuit outputs a second quadrature signal of frequency FVCO/4 to the first mixer. All four signals of the first quadrature signal of frequency FVCO/2 are routed through phase mismatch correction circuitry to a second mixer of a second device. In one example, FVCO is a tunable frequency of about ten gigahertz, the first device is an IEEE802.11b/g transmitter or receiver that transmits or receives in a first band, and the second device is an IEEE 802.11a transmitter or receiver that transmits or receives in a second band.Type: GrantFiled: September 30, 2013Date of Patent: October 13, 2015Assignee: QUALCOMM IncorporatedInventors: Babak Soltanian, Jafar Savoj
-
Patent number: 9124413Abstract: Exemplary embodiments are directed to data and clock recovery in NFC transceivers. A transceiver may include a phase-locked loop configured to recover a clock from a received input signal in a first mode and enable for oversampling of an output signal in a second, different mode.Type: GrantFiled: October 26, 2011Date of Patent: September 1, 2015Assignee: QUALCOMM IncorporatedInventor: Jafar Savoj
-
Publication number: 20150180642Abstract: A data receiver implemented in an integrated circuit is described. The data receiver comprises an input receiving a data signal; a first equalization circuit coupled to receive the data signal, wherein the first equalization circuit is used to receive the data of the data signal; and a second equalization circuit coupled to receive the data signal, wherein the second equalization circuit is used to adjust a clock phase offset.Type: ApplicationFiled: December 19, 2013Publication date: June 25, 2015Applicant: Xilinx, Inc.Inventors: Cheng-Hsiang Hsieh, Kun-Yung Chang, Jafar Savoj
-
Publication number: 20150092898Abstract: A receiver device implements enhanced data reception with edge-based clock and data recovery such as with a flash analog-to-digital converter architecture. In an example embodiment, the device implements a first phase adjustment control loop, with for example, a bang-bang phase detector, that detects data transitions for adjusting sampling at an optimal edge time with an edge sampler by adjusting a phase of an edge clock of the sampler. This loop may further adjust sampling in received data intervals for optimal data reception by adjusting the phase of a data clock of a data sampler such a flash ADC. The device may also implement a second phase adjustment control loop with, for example, a baud-rate phase detector, that detects data intervals for further adjusting sampling at an optimal data time with the data sampler.Type: ApplicationFiled: December 8, 2014Publication date: April 2, 2015Inventors: Hae-Chang Lee, Brian Leibowitz, Jaeha Kim, Jafar Savoj
-
Patent number: 8929496Abstract: A receiver device implements enhanced data reception with edge-based clock and data recovery such as with a flash analog-to-digital converter architecture. In an example embodiment, the device implements a first phase adjustment control loop, with for example, a bang-bang phase detector, that detects data transitions for adjusting sampling at an optimal edge time with an edge sampler by adjusting a phase of an edge clock of the sampler. This loop may further adjust sampling in received data intervals for optimal data reception by adjusting the phase of a data clock of a data sampler such a flash ADC. The device may also implement a second phase adjustment control loop with, for example, a baud-rate phase detector, that detects data intervals for further adjusting sampling at an optimal data time with the data sampler.Type: GrantFiled: January 30, 2009Date of Patent: January 6, 2015Assignee: Rambus Inc.Inventors: Hae-Chang Lee, Brian Leibowitz, Jaeha Kim, Jafar Savoj
-
Patent number: 8841948Abstract: An apparatus relates generally to an injection-controlled-locked phase-locked loop (“ICL-PLL”) is disclosed. In this apparatus, a delay-locked loop is coupled to an injection-locked phase-locked loop. An injection-locked oscillator of the injection-locked phase-locked loop is in a feedback loop path of the delay-locked loop.Type: GrantFiled: March 14, 2013Date of Patent: September 23, 2014Assignee: Xilinx, Inc.Inventors: Jun-Chau Chien, Wayne Fang, Parag Upadhyaya, Jafar Savoj, Kun-Yung Chang
-
Patent number: 8836391Abstract: A method for plesiochronous clock generation for parallel wireline transceivers, includes: inputting, into at least one decoder, at least one digital frequency mismatch number; decoding, with the at least one decoder, the at least one digital frequency mismatch number to obtain at least one digital frequency divider number that represents a transmit frequency associated with at least one signal; inputting the at least one digital frequency divider number into at least one fractional-N phase lock loop; and utilizing, by the at least one fractional-N phase lock loop, the at least one digital frequency divider number and an analog reference signal produced by a reference oscillator to produce a resultant signal at the transmit frequency; wherein the at least one decoder and the at least one fractional-N phase lock loop are contained on a single integrated circuit.Type: GrantFiled: October 2, 2012Date of Patent: September 16, 2014Assignee: Xilinx, Inc.Inventors: Parag Upadhyaya, Jafar Savoj, Anthony Torza
-
Patent number: 8829954Abstract: A frequency divider circuit is described. The frequency divider circuit includes a first cross-coupling. The first cross-coupling includes a first cross-coupled transistor with a first gate. The first gate is separately biased. The first cross-coupling also includes a second cross-coupled transistor with a second gate. The second gate is separately biased. The first gate is coupled to the second cross-coupled transistor and the second gate is coupled to the first cross-coupled transistor.Type: GrantFiled: March 23, 2011Date of Patent: September 9, 2014Assignee: QUALCOMM IncorporatedInventors: Mazhareddin Taghivand, Jafar Savoj, Mingdeng Chen
-
Patent number: 8818267Abstract: Exemplary embodiments are directed to a transceiver. A transceiver may include a rectifier coupled to a capacitor. The transceiver may further include a power management module coupled to the capacitor, wherein the capacitor is configured as a power supply capacitor in a first mode and a rectifier capacitor in a second, different mode.Type: GrantFiled: October 26, 2011Date of Patent: August 26, 2014Assignee: QUALCOMM IncorporatedInventor: Jafar Savoj
-
Patent number: 8736325Abstract: A system for wide frequency range clock generation, includes: a phase lock loop (PLL) to generate a signal having a frequency; at least one fractional-N divider to divide the frequency of the signal; and a multiplexer to receive the signal from the PLL and an output signal from the at least one fractional-N divider, and to select the signal from the PLL or the output signal from the at least one fractional-N divider as a selected signal.Type: GrantFiled: September 27, 2012Date of Patent: May 27, 2014Assignee: Xilinx, Inc.Inventors: Jafar Savoj, Kun-Yung Chang
-
Patent number: 8699548Abstract: A VCO of a PLL outputs a first differential signal of frequency FVCO. A first divide-by-two circuit local to the VCO divides the first differential signal and outputs a first quadrature signal of frequency FVCO/2. Two of the component signals of the first quadrature signal are routed to a second divide-by-two circuit local to a first mixer of a first device. The second divide-by-two circuit outputs a second quadrature signal of frequency FVCO/4 to the first mixer. All four signals of the first quadrature signal of frequency FVCO/2 are routed through phase mismatch correction circuitry to a second mixer of a second device. In one example, FVCO is a tunable frequency of about ten gigahertz, the first device is an IEEE802.11b/g transmitter or receiver that transmits or receives in a first band, and the second device is an IEEE802.11a transmitter or receiver that transmits or receives in a second band.Type: GrantFiled: November 17, 2010Date of Patent: April 15, 2014Assignee: QUALCOMM IncorporatedInventors: Jafar Savoj, Babak Soltanian
-
Patent number: 8686887Abstract: Exemplary embodiments are directed to near field communication A device may include a current digital-to-analog converter (DAC) configured to convey a current to an antenna in a first near-field communication (NFC) mode and enable for load modulation in a second NFC mode.Type: GrantFiled: October 26, 2011Date of Patent: April 1, 2014Assignee: QUALCOMM IncorporatedInventor: Jafar Savoj
-
Patent number: 8687752Abstract: A serial bit stream having a given bit per second rate is received and distributed to a plurality of phase shifted samplers. A multi-phase sampling trigger is generated at a rate lower than the given bit per second rate, and each of the phase shifted samplers is controlled by one of the phases of the multi-phase sampling trigger. The time spacing between phases of the multi-phase sampling trigger is the inverse of the given bit per second rate. The phase of the multi-phase sampling trigger is aligned with the phase of the serial bit, to collectively recover by the plurality of phase shifted samplers a plurality of consecutive bits from the serial bit stream.Type: GrantFiled: November 1, 2011Date of Patent: April 1, 2014Assignee: QUALCOMM IncorporatedInventors: Dongmin Park, Jafar Savoj, Beomsup Kim
-
Publication number: 20140029143Abstract: In one embodiment, a differential amplifier is provided. Gates of a first differential pair of transistors, of a first conductivity type, and a second pair or transistors, of a second conductivity type are coupled to first and second input terminals of the differential amplifier. A first pair of adjustable current sources are configured to adjust respective tail currents of the first differential pair of transistors in response to a first bias current control signal. A second pair of adjustable current sources are configured to adjust respective tail currents of the second differential pair of transistors in response to the first bias current control signal. A third pair of adjustable current sources are configured to adjust respective currents through the second differential pair of transistors in response to a second bias current control signal.Type: ApplicationFiled: July 27, 2012Publication date: January 30, 2014Applicant: XILINX, INC.Inventors: Siok Wei Lim, Cheng-Hsiang Hsieh, Jafar Savoj
-
Publication number: 20140029653Abstract: A VCO of a PLL outputs a first differential signal of frequency FVCO. A first divide-by-two circuit local to the VCO divides the first differential signal and outputs a first quadrature signal of frequency FVCO/2. Two of the component signals of the first quadrature signal are routed to a second divide-by-two circuit local to a first mixer of a first device. The second divide-by-two circuit outputs a second quadrature signal of frequency FVCO/4 to the first mixer. All four signals of the first quadrature signal of frequency FVCO/2 are routed through phase mismatch correction circuitry to a second mixer of a second device. In one example, FVCO is a tunable frequency of about ten gigahertz, the first device is an IEEE802.11b/g transmitter or receiver that transmits or receives in a first band, and the second device is an IEEE 802.11a transmitter or receiver that transmits or receives in a second band.Type: ApplicationFiled: September 30, 2013Publication date: January 30, 2014Applicant: QUALCOMM IncorporatedInventors: Babak Soltanian, Jafar Savoj
-
Patent number: 8604840Abstract: A method for reducing noise in a frequency synthesizer includes selecting a design variable k, calibrating a feedback time delay (Td), such that Td=kTVCO, where TVCO is the period of the synthesizer output signal. The method further includes estimating an instantaneous quantization error to a number of bits equal to q, defining a reference bias current of Icp/(k2q), where Icp is a charge pump current signal, and applying the estimated instantaneous quantization error to a current array to produce a down modification signal (?I). The current array is biased by the reference bias current. The down modification signal (?I) is summed with the charge pump current signal Icp to modulate a down current portion of the charge pump current signal Icp.Type: GrantFiled: June 25, 2009Date of Patent: December 10, 2013Assignee: QUALCOMM IncorporatedInventors: Mahmoud R. Ahmadi, Jafar Savoj
-
Patent number: 8559145Abstract: A receiver frontend includes a first input junction for receiving a first input signal, a second input junction for receiving a second input signal, a first output junction, a second output junction, and circuitry configured to perform equalization on the first input signal and the second input signal to establish a first output signal with a desired frequency response at the first output junction, and to establish a second output signal with a desired frequency response at the second output junction, and perform common-mode voltage adjustment on a common-mode voltage associated with the first output signal and the second output signal.Type: GrantFiled: December 21, 2011Date of Patent: October 15, 2013Assignee: Xilinx, Inc.Inventors: Vassili Kireev, Jafar Savoj
-
Patent number: 8552787Abstract: Methods and apparatus for a gray-coded phase rotating frequency divider. A phase selector is provided that includes two or more selectors, each selector configured to receive multiple clock phases and output a respective clock phase based on one or more selection bits that are part of a selection input, and a gray code generator configured to generate a gray coded output that forms the selection input so that when the gray coded output changes state only selection bits associated with a single selector change. A method includes grouping a plurality of clock phases into two or more groups, for each group, selecting a respective clock phase based on one or more selection bits that are part of a selection input, and generating a gray coded output that forms the selection input so that when the gray coded output changes state only selection bits associated with a single group change.Type: GrantFiled: June 10, 2010Date of Patent: October 8, 2013Assignee: QUALCOMM IncorporatedInventors: Koushik Krishnan, Jafar Savoj