Patents by Inventor James A. Antone
James A. Antone has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7538823Abstract: A method of separating a chroma data component from a video data stream includes determining a phase relationship between a color burst in digital video data samples of a composite video signal and a local clock signal which processes the digital video data samples. In response to determining the phase relationship, interpolation filtering is performed on the digital video data samples corresponding to first and second display lines to generate phase aligned video data samples. Adaptive filtering is then performed utilizing the phase aligned video data samples corresponding to the first and second display lines to separate the chroma component from the digital video data samples corresponding to the first display line.Type: GrantFiled: September 23, 2005Date of Patent: May 26, 2009Assignee: Cirrus Logic, Inc.Inventors: Rahul Singh, James Antone, John Laurence Melanson, Daniel O. Gudmundson
-
Patent number: 7471340Abstract: A video quality adaptive variable-rate buffering method and system for stabilizing a sampled video signal reduces the buffer size required to compensate for line-to-line variations in an unstable video source. A video signal is sampled at a predetermined rate and decimated by a selectable decimation factor prior to buffering. By selecting different decimation factors, the effective length of the buffer is changed from short duration for stable input signals and to longer duration for unstable input signals. A video signal quality detector is employed to provide a selection input that adjusts the decimation factor and also the loop bandwidth of a clock generator that provides the output clock for the buffer, which is generated from the input signal via a phase-lock loop (PLL). The operation of the system automatically varies from highly responsive for stable video input signals to less responsive for unstable video input signals, providing improved stability in the video output.Type: GrantFiled: March 24, 2005Date of Patent: December 30, 2008Assignee: Cirrus Logic, Inc.Inventors: Ahsan Chowdhury, Rahul Singh, John L. Melanson, James A. Antone
-
Patent number: 7423697Abstract: A system in which drooping of the video levels due to leakage currents and proper DC bias level is addressed by providing a charge into the video signal to offset the leakage currents and to provide DC bias. To determine the leakage current level, measurements are made measuring the voltages of the syncs and the blanking intervals. To determine the DC bias, a measurement is made of the sync. Over a series of video lines these measurements are averaged. If the average is below the desired level, a charge is provided via a current source to the incoming signal. By having the current source provide charge during each video line, droop is reduced and the proper DC bias is provided.Type: GrantFiled: December 16, 2004Date of Patent: September 9, 2008Assignee: Cirrus Logic, Inc.Inventors: Daniel Gudmundson, Ahsan Habib Chowdury, James A. Antone, Rahul Singh
-
Patent number: 7400362Abstract: A system in which drooping of the video levels due to leakage currents and proper DC bias level is addressed by providing a charge into the video signal to offset the leakage currents and to provide DC bias. To determine the leakage current level, measurements are made measuring the voltages of the syncs and the blanking intervals. To determine the DC bias, a measurement is made of the sync. Over a series of video lines these measurements are averaged. If the average is below the desired level, a charge is provided via a current source to the incoming signal. By having the current source provide charge during each video line, droop is reduced and the proper DC bias is provided.Type: GrantFiled: December 16, 2004Date of Patent: July 15, 2008Assignee: Cirrus Logic, Inc.Inventors: Daniel Gudmundson, Shyam Somayajula, Ahsan Habib Chowdhury, James A. Antone, Rahul Singh
-
Patent number: 7339628Abstract: Video decoder systems in which both the analog-to-digital converter and the composite decoder are driven by the stable sample clock, such as a crystal source. The outputs of the composite decoder are provided to a source rate converter, having an output that is provided to a digital output formatter. The digital output formatter is driven by the output clock, which may be locked to the source clock if desired. The output clock is developed by a clock generator which may be one of several different types, including a fractional N synthesizer, a direct digital synthesizer or a puncture clock.Type: GrantFiled: October 13, 2004Date of Patent: March 4, 2008Assignee: Cirrus Logic, Inc.Inventors: Daniel Gudmondson, John L. Melanson, Rahul Singh, James A. Antone, Ahsan Habib Chowdhury, Krishnan Subramoniam
-
Patent number: 7310119Abstract: An adaptive circuit and method for separating luminance and chrominance components from a composite video signal by deriving three input lines from the composite video signal, determining whether any luminance similarity exists among the three input lines, and then selectively enabling a component filter based on any luminance similarity. If no luminance similarity exists among all three of the input lines, then a subtractive comb filter is enabled to maintain high vertical luminance resolution. If luminance similarity exists among all three of the input lines, then an additive comb filter is enabled. The additive comb filter performs three-line averaging when a high degree of similarity exists among all three consecutive input lines to minimize cross-chroma artifacts on lines that are similar.Type: GrantFiled: June 7, 2004Date of Patent: December 18, 2007Assignee: Cirrus Logic, Inc.Inventors: Rahul Singh, Daniel O. Gudmundson, James A. Antone
-
Publication number: 20060078054Abstract: Video decoder systems in which both the analog-to-digital converter and the composite decoder are driven by the stable sample clock, such as a crystal source. The outputs of the composite decoder are provided to a source rate converter, having an output that is provided to a digital output formatter. The digital output formatter is driven by the output clock, which may be locked to the source clock if desired. The output clock is developed by a clock generator which may be one of several different types, including a fractional N synthesizer, a direct digital synthesizer or a puncture clock.Type: ApplicationFiled: October 13, 2004Publication date: April 13, 2006Inventors: Daniel Gudmundson, John Melanson, Rahul Singh, James Antone, Ahsan Chowdhury, Krishnan Subramoniam
-
Publication number: 20060044468Abstract: A single-chip video decoder includes a primary data path for capturing and slicing vertical blanking interval information carried by a primary channel of video data received by a video decoder. Power control circuitry is operable during an inactive period of the video decoder to activate the primary data path during vertical blanking intervals of the received primary channel of video data for capturing and slicing the vertical blanking interval data; and to deactivate the primary data path between the vertical blanking interval and a subsequent vertical blanking interval of the received primary channel of video data to reduce power consumption. According to further inventive concepts, analog and/or digital circuitry which is unnecessary for capturing and slicing the vertical blanking information, including data paths processing secondary channels of video data, is deactivated during substantially the entire inactive period of the video decoder.Type: ApplicationFiled: January 24, 2005Publication date: March 2, 2006Applicant: Cirrus Logic, Inc.Inventors: Ahsan Chowdhury, James Antone, Krishnan Subramoniam
-
Patent number: 6437616Abstract: A delay lock loop circuit is disclosed which includes a delay block which receives the clock signal and delays the clock signal by a selected amount to generate the delayed clock signal. A phase detector receives the clock signal and the delayed clock signal, compares the phases of the two signals and generates a phase comparison signal. A lock detector receives the clock signal and the delayed clock signal, compares the timing of the two signals and generates a potential lock indication signal. A controller receives the phase comparison signal and the potential lock indication signal and provides a delay control signal to the delay block to change the selected delay amount in response to the phase comparison signal. The controller interrupts the clock signal to the delay block for a selected interval in response to the potential lock indication signal, and generates a true lock indication signal in response to the potential lock indication signal after the interruption of the clock signal to the delay block.Type: GrantFiled: December 19, 2000Date of Patent: August 20, 2002Assignee: AMI Semiconductor, Inc.Inventors: James A. Antone, Melvin W. Stene, Brian R. Kauffmann
-
Publication number: 20020109495Abstract: A delay lock loop circuit is disclosed which includes a delay block which receives the clock signal and delays the clock signal by a selected amount to generate the delayed clock signal. A phase detector receives the clock signal and the delayed clock signal, compares the phases of the two signals and generates a phase comparison signal. A lock detector receives the clock signal and the delayed clock signal, compares the timing of the two signals and generates a potential lock indication signal, A controller receives the phase comparison signal and the potential lock indication signal and provides a delay control signal to the delay block to change the selected delay amount in response to the phase comparison signal. The controller interrupts the clock signal to the delay block for a selected interval in response to the potential lock indication signal, and generates a true lock indication signal in response to the potential lock indication signal after the interruption of the clock signal to the delay block.Type: ApplicationFiled: December 19, 2000Publication date: August 15, 2002Inventors: James A. Antone, Melvin W. Stene, Brian R. Kauffmann
-
Patent number: 5945873Abstract: A current mirror circuit is provided including a first and second transistors of a first conductivity type, the first transistor having a base connected to a base of the second transistor forming a base junction. A third transistor which is of a second conductivity type is connected in series with the first transistor and a collector of the third transistor is connected to the base junction of the first and second transistors. A fourth transistor which is of the second conductivity type is connected in series with the second transistor and has a base connected to a base of the third transistor forming a base junction. A collector of the second transistor is connected to the base junction of the third and fourth transistors. A first resistor is connected between an emitter of the third transistor and ground and a second resistor is connected between an emitter of the fourth transistor and ground.Type: GrantFiled: December 15, 1997Date of Patent: August 31, 1999Assignee: Caterpillar Inc.Inventors: James A. Antone, William J. Love
-
Patent number: 5828261Abstract: In one aspect of the present invention a gate drive circuit is disclosed. The gate drive circuit includes a first voltage source, a power transistor, a first and second switching device, and a controller. The power transistor has a drain connected to the first voltage source and a source connected to a load. The first switching device is connected to the power transistor gate and biases the power transistor ON to transfer energy from the first voltage source to the load. The second switching device is connected to the power transistor gate and biases the power transistor OFF to block the transfer of energy from the first voltage source to the load.Type: GrantFiled: November 13, 1996Date of Patent: October 27, 1998Assignee: Caterpillar Inc.Inventors: James A. Antone, Paul C. Gottshall
-
Patent number: 5809957Abstract: A method of prolonging the life of glow plugs comprises the steps of providing a variable displacement pump rotatably connected to a internal combustion engine; driving a hydraulic motor at a generally constant speed with the hydraulic output of the variable displacement pump and directly connecting an alternator to the hydraulic motor to energize the glow plugs with an AC current and voltage and controlling the AC current to maintain a generally constant glow plug temperature from startup and throughout the entire operating range of the internal combustion engine.Type: GrantFiled: June 12, 1996Date of Patent: September 22, 1998Assignee: Caterpillar Inc.Inventors: James A. Antone, Martin L. Willi
-
Patent number: 5757224Abstract: The present invention is directed toward a circuit for receiving an input current and for producing an output voltage proportional to the input current. The circuit includes a first transistor which receives the input current, and a second transistor connected to the first transistor, wherein the first and second transistors comprise a current mirror topology. A third transistor is connected in series with the first transistor, and an operational amplifier has an output which is connected to the base of the third transistor. The third transistor has a collector coupled to a base junction of the current mirror. The operational amplifier has a positive input terminal coupled to a collector of the second transistor through a first resistor, and a negative input terminal coupled to an emitter of the third transistor through a second resistor, the first and second resistors having substantially similar impedance values.Type: GrantFiled: April 26, 1996Date of Patent: May 26, 1998Assignee: Caterpillar Inc.Inventors: James A. Antone, Brian W. Mann
-
Patent number: 5724932Abstract: In one aspect of the present invention, an apparatus for controlling the temperature of a plurality of glow plugs of a multi-cylinder internal combustion engine is disclosed. A voltage sensor produces a signal relative to the magnitude of the sensed voltage across a glow plug. A microprocessor compares the magnitude of the sensed signal with a preselected magnitude indicative of a predetermined temperature glow plug and responsively produces a current command signal. An alternator receives the current command signal and responsively delivers alternating current to the glow plugs.Type: GrantFiled: October 18, 1996Date of Patent: March 10, 1998Assignee: Caterpillar Inc.Inventor: James A. Antone
-
Patent number: 5717562Abstract: A solenoid driver circuit is controlled by an electronic control module ("ECM") and eliminates many components required for a high voltage power supply required by the prior art. The solenoid driver circuit includes a high voltage select switch, a select switch and a modulation switch that are controlled by the ECM. The ECM causes the switches to be opened and closed so that the back EMF created by the solenoid coil when the modulation switch is opened can be recaptured by charging a capacitor. That energy can then be used to energize the solenoid coil.Type: GrantFiled: October 15, 1996Date of Patent: February 10, 1998Assignee: Caterpillar Inc.Inventors: James A. Antone, Kenneth D. Gihring, Errol W. Davis
-
Patent number: 5602505Abstract: In one aspect of the present invention a gate drive circuit is disclosed. The gate drive circuit includes a high voltage and low voltage energy source, a power transistor, a switching transistor, and a charging capacitor. The charging capacitor stores energy from the low voltage energy source. The gate drive circuit further includes a circuit that biases the switching transistor OFF which causes the low voltage energy stored in the capacitor to bias the power transistor ON to transfer high voltage energy to the load. The circuit additionally biases the switching transistor ON which biases the power transistor OFF to block the transfer of high voltage energy. Finally, a protection device is included to limit the power transistor voltage to a maximum voltage level in response to the power transistor being biased ON.Type: GrantFiled: February 20, 1996Date of Patent: February 11, 1997Assignee: Caterpillar Inc.Inventor: James A. Antone
-
Patent number: 5434527Abstract: A circuit includes a high voltage energy source, a power transistor having a drain connected to the energy source and a source connected to a load, and a first capacitor connected between the power transistor gate and source. Also included is a first P-channel transistor connected in parallel with the first capacitor, and a second capacitor connected between the first P-channel transistor gate and drain. A transformer delivers positive voltage to the first capacitor to bias the power transistor ON, and delivers negative voltage to the second capacitor to bias the first P-channel transistor ON, which causes the energy stored in the first capacitor to discharge; thereby biasing the power transistor OFF.Type: GrantFiled: October 25, 1993Date of Patent: July 18, 1995Assignee: Caterpillar Inc.Inventor: James A. Antone
-
Patent number: 5361014Abstract: An apparatus that drives a piezoelectric actuator in response to charging and discharging command signals is disclosed. The apparatus includes an energy source that supplies electrical energy to the piezoelectric actuator. A charging circuit includes: a charging transistor connected to the energy source to control the amount energy supplied to the piezoelectric actuator, a charging inductor connected to the charging transistor to limit the rate of change of energy supplied to the piezoelectric actuator, and a charging thyristor disposed between the charging circuit and the piezoelectric actuator. A selecting circuit receives the charging command signal and responsively biases the charging thyristor ON to connect the piezoelectric actuator to the charging circuit. A comparator determines the magnitude of voltage applied to the piezoelectric actuator.Type: GrantFiled: November 10, 1993Date of Patent: November 1, 1994Assignee: Caterpillar Inc.Inventors: James A. Antone, Fred C. Lee, Wojciech A. Tabisz
-
Patent number: 5130598Abstract: An apparatus is provided for controllably connecting and disconnecting a piezoelectric actuator to and from an energy source to effect the displacement of a piezoelectric actuator for a fuel injector. Precise control of the timing and duration of the piezoelectric actuator is necessary to ensure that a proper quantity of fuel is delivered to each cylinder of an internal combustion engine. A charging and discharging means monitors the voltage level of the piezoelectric actuator, and the charging and discharging current of the piezoelectric actuator. Further, a smoothing means aids in leveling the charging and discharging current to better approximate a constant current to control the piezoelectric actuator providing a precise quantity of fuel to be delivered.Type: GrantFiled: December 14, 1990Date of Patent: July 14, 1992Assignee: Caterpillar Inc.Inventors: Michael R. Verheyen, James A. Antone, Liliana Grajales