Patents by Inventor James D. Seefeldt
James D. Seefeldt has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8975952Abstract: This disclosure is directed to devices, integrated circuits, systems, and methods for implementing an internal body tie bias circuit in a CMOS logic circuit. In one example, a CMOS logic circuit is formed in an integrated circuit. The CMOS logic circuit includes a PMOS transistor, an NMOS transistor; and a body tie bias circuit formed in the integrated circuit. The body tie bias circuit is coupled between a body tie connection terminal of the PMOS transistor and a body tie connection terminal of the NMOS transistor.Type: GrantFiled: November 13, 2012Date of Patent: March 10, 2015Assignee: Honeywell International Inc.Inventors: Paul S. Fechner, Weston Roper, James D. Seefeldt
-
Publication number: 20140132306Abstract: This disclosure is directed to devices, integrated circuits, systems, and methods for implementing an internal body tie bias circuit in a CMOS logic circuit. In one example, a CMOS logic circuit is formed in an integrated circuit. The CMOS logic circuit includes a PMOS transistor, an NMOS transistor; and a body tie bias circuit formed in the integrated circuit. The body tie bias circuit is coupled between a body tie connection terminal of the PMOS transistor and a body tie connection terminal of the NMOS transistor.Type: ApplicationFiled: November 13, 2012Publication date: May 15, 2014Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Paul S. Fechner, Weston Roper, James D. Seefeldt
-
Patent number: 8451062Abstract: This disclosure is directed to techniques for preventing or reducing perturbations of an output signal of a differential amplifier caused by ionizing radiation incident upon the amplifier. The amplifier may include an amplification module that includes a plurality of amplification units configured to amplify a difference between a first component and a second component of a differential voltage signal to generate a plurality of amplified difference signals each corresponding to the amplified difference. The amplifier may further include a combination module that combines the plurality of amplified difference signals to generate a common output signal corresponding to the amplified difference.Type: GrantFiled: July 25, 2011Date of Patent: May 28, 2013Assignee: Honeywell International Inc.Inventors: James D. Seefeldt, Keith Golke
-
Publication number: 20130027137Abstract: This disclosure is directed to techniques for preventing or reducing perturbations of an output signal of a differential amplifier caused by ionizing radiation incident upon the amplifier. The amplifier may include an amplification module that includes a plurality of amplification units configured to amplify a difference between a first component and a second component of a differential voltage signal to generate a plurality of amplified difference signals each corresponding to the amplified difference. The amplifier may further include a combination module that combines the plurality of amplified difference signals to generate a common output signal corresponding to the amplified difference.Type: ApplicationFiled: July 25, 2011Publication date: January 31, 2013Applicant: HONEYWELL INTERNATIONAL INC.Inventors: James D. Seefeldt, Keith Golke
-
Patent number: 8283956Abstract: A radiation-hardened charge pump circuit is provided. The circuit includes a first charge pump having a first charge pump output, a second charge pump having a second charge pump output, a first coincidence detector receiving as inputs the first charge pump output and the second charge pump output and producing as an output a first coincidence signal, and an analog 2:1 multiplexor for selecting either the first charge pump output or the second charge pump output based on the first coincidence signal. In alternative embodiment, the circuit includes at least three charge pumps, at least two coincidence detectors, decision logic, and a correspondingly-sized analog multiplexor.Type: GrantFiled: April 1, 2009Date of Patent: October 9, 2012Assignee: Honeywell International Inc.Inventors: Bradley A. Kantor, James D. Seefeldt
-
Patent number: 8058689Abstract: An integrated circuit has a buried insulation layer formed over a semiconductor substrate, and a semiconductor mesa formed over the buried insulation layer. A low resistivity guard ring substantially surrounds the semiconductor mesa and is in contact with the semiconductor substrate. The low resistivity guard ring is grounded and isolates the semiconductor mesa from RF signals.Type: GrantFiled: November 4, 2010Date of Patent: November 15, 2011Inventors: Cheisan J. Yue, James D. Seefeldt
-
Publication number: 20110109354Abstract: In general, this disclosure is directed to a duty cycle correction (DCC) circuit that adjusts a falling edge of a clock signal to achieve a desired duty cycle. In some examples, the DCC circuit may generate a pulse in response to a falling edge of an input clock signal, delay the pulse based on a control voltage, adjust the falling edge of the input clock signal based on the delayed pulse to produce an output clock signal, and adjust the control voltage based on the difference between a duty cycle of the output clock signal and a desired duty cycle. Since the DCC circuit adjusts the falling edge of the clock cycle to achieve a desired duty cycle, the DCC may be incorporated into existing PLL control loops that adjust the rising edge of a clock signal without interfering with the operation of such PLL control loops.Type: ApplicationFiled: October 12, 2010Publication date: May 12, 2011Applicant: Honeywell International Inc.Inventors: Xiaoxin Feng, Weston Roper, James D. Seefeldt
-
Publication number: 20110045652Abstract: An integrated circuit has a buried insulation layer formed over a semiconductor substrate, and a semiconductor mesa formed over the buried insulation layer. A low resistivity guard ring substantially surrounds the semiconductor mesa and is in contact with the semiconductor substrate. The low resistivity guard ring is grounded and isolates the semiconductor mesa from RF signals.Type: ApplicationFiled: November 4, 2010Publication date: February 24, 2011Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Cheisan J. Yue, James D. Seefeldt
-
Patent number: 7851860Abstract: An integrated circuit has a buried insulation layer formed over a semiconductor substrate, and a semiconductor mesa formed over the buried insulation layer. A low resistivity guard ring substantially surrounds the semiconductor mesa and is in contact with the semiconductor substrate. The low resistivity guard ring is grounded and isolates the semiconductor mesa from RF signals.Type: GrantFiled: March 26, 2004Date of Patent: December 14, 2010Assignee: Honeywell International Inc.Inventors: Cheisan J. Yue, James D. Seefeldt
-
Publication number: 20100308878Abstract: In general, this disclosure is directed to a duty cycle correction (DCC) circuit that adjusts a falling edge of a clock signal to achieve a desired duty cycle. In some examples, the DCC circuit may generate a pulse in response to a falling edge of an input clock signal, delay the pulse based on a control voltage, adjust the falling edge of the input clock signal based on the delayed pulse to produce an output clock signal, and adjust the control voltage based on the difference between a duty cycle of the output clock signal and a desired duty cycle. Since the DCC circuit adjusts the falling edge of the clock cycle to achieve a desired duty cycle, the DCC may be incorporated into existing PLL control loops that adjust the rising edge of a clock signal without interfering with the operation of such PLL control loops.Type: ApplicationFiled: June 3, 2009Publication date: December 9, 2010Applicant: Honeywell International Inc.Inventors: Xiaoxin Feng, Weston Roper, James D. Seefeldt
-
Patent number: 7839195Abstract: In general, this disclosure is directed to a duty cycle correction (DCC) circuit that adjusts a falling edge of a clock signal to achieve a desired duty cycle. In some examples, the DCC circuit may generate a pulse in response to a falling edge of an input clock signal, delay the pulse based on a control voltage, adjust the falling edge of the input clock signal based on the delayed pulse to produce an output clock signal, and adjust the control voltage based on the difference between a duty cycle of the output clock signal and a desired duty cycle. Since the DCC circuit adjusts the falling edge of the clock cycle to achieve a desired duty cycle, the DCC may be incorporated into existing PLL control loops that adjust the rising edge of a clock signal without interfering with the operation of such PLL control loops.Type: GrantFiled: June 3, 2009Date of Patent: November 23, 2010Assignee: Honeywell International Inc.Inventors: Xiaoxin Feng, Weston Roper, James D. Seefeldt
-
Publication number: 20100253403Abstract: A radiation-hardened charge pump circuit is provided. The circuit includes a first charge pump having a first charge pump output, a second charge pump having a second charge pump output, a first coincidence detector receiving as inputs the first charge pump output and the second charge pump output and producing as an output a first coincidence signal, and an analog 2:1 multiplexor for selecting either the first charge pump output or the second charge pump output based on the first coincidence signal. In alternative embodiment, the circuit includes at least three charge pumps, at least two coincidence detectors, decision logic, and a correspondingly-sized analog multiplexor.Type: ApplicationFiled: April 1, 2009Publication date: October 7, 2010Applicant: Honeywell International Inc.Inventors: Bradley A. Kantor, James D. Seefeldt
-
Patent number: 7718963Abstract: A radiation sensor and a method for making the radiation sensor are described. An ionizing radiation sensitive area is formed in a radiation insensitive or hardened die. When the sensitive area is impacted by ionizing radiation, properties of the sensitive area change. For example, the changed property may be charge density, threshold voltage, leakage current, and/or resistance. Circuitry for measuring these property changes is located in a radiation hardened area of the die. As a result, a radiation sensor may be fabricated on a single die.Type: GrantFiled: August 20, 2007Date of Patent: May 18, 2010Assignee: Honeywell International Inc.Inventors: James D. Seefeldt, Jeffrey J. Kriz
-
Patent number: 7514972Abstract: A differential charge pump with common mode and active regulators is presented. Either type of regulator may be used to improve the performance characteristics of the differential charge pump. The active regulator increases the output range of the differential amplifier. The common mode regulator establishes the common mode voltage of the differential charge pump. The common mode voltage is established independently from external circuitry and does not use a feedback path. The common mode regulator may also be used to establish a mid-rail voltage, which may be used to further improve the output range of the differential amplifier.Type: GrantFiled: January 27, 2006Date of Patent: April 7, 2009Assignee: Honeywell International, Inc.Inventors: Mark D. Dvorak, James G. Hiller, James D. Seefeldt
-
Publication number: 20090050814Abstract: A radiation sensor and a method for making the radiation sensor are described. An ionizing radiation sensitive area is formed in a radiation insensitive or hardened die. When the sensitive area is impacted by ionizing radiation, properties of the sensitive area change. For example, the changed property may be charge density, threshold voltage, leakage current, and/or resistance. Circuitry for measuring these property changes is located in a radiation hardened area of the die. As a result, a radiation sensor may be fabricated on a single die.Type: ApplicationFiled: August 20, 2007Publication date: February 26, 2009Applicant: HONEYWELL INTERNATIONAL INC.Inventors: James D. Seefeldt, Jeffrey J. Kriz
-
Patent number: 7423492Abstract: A system and method for generating a reset signal within a Phase Locked Loop (PLL) circuit is described. The reset signal is generated by inputting a reference signal and a lock detect signal into reset circuitry. The reset circuitry within the PLL comprises a series of interconnected latches, or D flip-flops, which are used to create a delay time. The delay time is the amount of time the reset circuit will wait until the reset signal indicates a reset. The reset circuit may also generate a reset signal having a pulse width. The pulse width is determined by the series of interconnected latches. The reset signal may be used to reset a Voltage Controlled Oscillator (VCO) or other circuits within a PLL or it may be used by circuits external to the PLL.Type: GrantFiled: October 20, 2005Date of Patent: September 9, 2008Assignee: Honeywell International Inc.Inventor: James D. Seefeldt
-
Patent number: 7342465Abstract: An apparatus and method for providing a stable gain over wide frequency range in a VCO are presented. A VCO uses a waveform generator along with a bias generator having a frequency select input. The frequency select input is used to adjust the amount of output current and/or gain of the bias generator. The output current of the bias generator determines the frequency of the output of the waveform generator. Multiple bias and waveform generators may be used to expand the frequency range of the VCO. A PLL may be programmed for a variety of output frequencies by using the frequency select input of the VCO.Type: GrantFiled: October 20, 2005Date of Patent: March 11, 2008Assignee: Honeywell International Inc.Inventor: James D. Seefeldt
-
Patent number: 7323946Abstract: An improved system and method for determining the lock condition of a Phase Locked Loop (PLL) is described. The lock detect circuit generates a fast lock detect signal that may be used to detect a transient loss of lock. The lock detect circuit may also include a phase alignment detect circuit to detect a misalignment in the phase of a reference clock and a feedback clock. Additionally, the lock detect circuit may include a reference clock detect circuit to detect if the reference clock signal is detected. Output signals from all of the above circuits may be communicated to a logic circuit in order to create an enhanced lock detect signal. An extended lock detect signal may also be communicated to the logic circuit.Type: GrantFiled: October 20, 2005Date of Patent: January 29, 2008Assignee: Honeywell International Inc.Inventors: James D. Seefeldt, Bradley A. Kantor
-
Patent number: 7283010Abstract: An apparatus and method for providing a power supply compensated voltage or current is presented. A supply compensated current and voltage source utilizes a differential amplifier connected to a bandgap reference voltage and a scaled power supply voltage. When power supply varies, the differential amplifier regulates a stable compensated output. The output may be a compensated voltage or current. In addition, multiple currents and voltages may be referenced from the differential amplifier. The stable compensated output may be supplied as a reference bias for external circuitry. In addition, the compensated output may be supplied to a voltage controlled oscillator.Type: GrantFiled: October 20, 2005Date of Patent: October 16, 2007Assignee: Honeywell International Inc.Inventor: James D. Seefeldt
-
Patent number: 6627954Abstract: An integrated circuit capacitor includes a silicon-on-insulator (SOI) substrate and a doped epitaxial layer of a first conductivity type formed on the SOI substrate. The doped epitaxial layer is used as a first plate of the integrated circuit capacitor. A gate oxide layer is formed on the doped epitaxial layer and is used as a dielectric layer of the integrated circuit capacitor. A polysilicon gate is formed on the gate oxide layer and is used as a second plate of the integrated circuit capacitor.Type: GrantFiled: March 19, 1999Date of Patent: September 30, 2003Assignee: Silicon Wave, Inc.Inventor: James D. Seefeldt