Patents by Inventor James L. Gorecki
James L. Gorecki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9673972Abstract: Apparatus to implement several high performance phase interpolators are disclosed. Some embodiments are directed to a full-wave integrating phase interpolation core comprising two pairs of in-phase and quadrature-phase current DACs arranged in a cascode architecture to drive an integrating capacitor and produce an interpolation voltage waveform. The current DACs are biased, weighted, and controlled by in-phase and quadrature-phase input clocks to yield an interpolation waveform that presents a phase value between the phases of the input clocks. Some embodiments deploying the interpolator core use feedback circuitry and reference voltages to adjust the common mode and amplitude of the interpolation voltage waveform to obtain both optimal performance and operation within the interpolator linear region or output compliance range.Type: GrantFiled: October 3, 2016Date of Patent: June 6, 2017Assignee: INPHI CORPORATIONInventors: James L. Gorecki, Jiayun Zhang, Marcial K. Chua, Cosmin Iorga
-
Patent number: 9571077Abstract: A method and device for dynamically updating a phase interpolator circuit module using a phase update circuit module. The method can include interpolating a set of input clock phases based on a phase interpolator code input and sequentially updating the rising edge generator and falling edge generator starting from a synchronizer update signal. The dynamic sequential update involves disabling a rising edge ramp signal while updating a rising edge interpolator and generating old clock out falling edge according to an old phase interpolator code input, disabling a falling edge ramp signal while updating a falling edge interpolator, enabling the rising edge ramp signal and generating a new clock out rising edge according to a new phase interpolator code input, and enabling the falling edge ramp signal and generating a new clock out falling edge according to the new phase interpolator code input.Type: GrantFiled: July 13, 2015Date of Patent: February 14, 2017Assignee: RAMBUS INC.Inventors: Cosmin Iorga, James L. Gorecki
-
Publication number: 20170026167Abstract: Apparatus to implement several high performance phase interpolators are disclosed. Some embodiments are directed to a full-wave integrating phase interpolation core comprising two pairs of in-phase and quadrature-phase current DACs arranged in a cascode architecture to drive an integrating capacitor and produce an interpolation voltage waveform. The current DACs are biased, weighted, and controlled by in-phase and quadrature-phase input clocks to yield an interpolation waveform that presents a phase value between the phases of the input clocks. Some embodiments deploying the interpolator core use feedback circuitry and reference voltages to adjust the common mode and amplitude of the interpolation voltage waveform to obtain both optimal performance and operation within the interpolator linear region or output compliance range.Type: ApplicationFiled: October 3, 2016Publication date: January 26, 2017Inventors: James L. GORECKI, Jiayun ZHANG, Marcial K. CHUA, Cosmin IORGA
-
Patent number: 9485086Abstract: Apparatus to implement several high performance phase interpolators are disclosed. Some embodiments are directed to a full-wave integrating phase interpolation core comprising two pairs of in-phase and quadrature-phase current DACs arranged in a cascode architecture to drive an integrating capacitor and produce an interpolation voltage waveform. The current DACs are biased, weighted, and controlled by in-phase and quadrature-phase input clocks to yield an interpolation waveform that presents a phase value between the phases of the input clocks. Some embodiments deploying the interpolator core use feedback circuitry and reference voltages to adjust the common mode and amplitude of the interpolation voltage waveform to obtain both optimal performance and operation within the interpolator linear region or output compliance range.Type: GrantFiled: October 1, 2015Date of Patent: November 1, 2016Assignee: INPHI CORPORATIONInventors: James L. Gorecki, Jiayun Zhang, Marcial K. Chua, Cosmin Iorga
-
Publication number: 20160072620Abstract: Apparatus to implement several high performance phase interpolators are disclosed. Some embodiments are directed to a full-wave integrating phase interpolation core comprising two pairs of in-phase and quadrature-phase current DACs arranged in a cascode architecture to drive an integrating capacitor and produce an interpolation voltage waveform. The current DACs are biased, weighted, and controlled by in-phase and quadrature-phase input clocks to yield an interpolation waveform that presents a phase value between the phases of the input clocks. Some embodiments deploying the interpolator core use feedback circuitry and reference voltages to adjust the common mode and amplitude of the interpolation voltage waveform to obtain both optimal performance and operation within the interpolator linear region or output compliance range.Type: ApplicationFiled: October 1, 2015Publication date: March 10, 2016Inventors: James L. GORECKI, Jiayun ZHANG, Marcial K. CHUA, Cosmin IORGA
-
Patent number: 9160345Abstract: Apparatus to implement several high performance phase interpolators are disclosed. Some embodiments are directed to a full-wave integrating phase interpolation core comprising two pairs of in-phase and quadrature-phase current DACs arranged in a cascode architecture to drive an integrating capacitor and produce an interpolation voltage waveform. The current DACs are biased, weighted, and controlled by in-phase and quadrature-phase input clocks to yield an interpolation waveform that presents a phase value between the phases of the input clocks. Some embodiments deploying the interpolator core use feedback circuitry and reference voltages to adjust the common mode and amplitude of the interpolation voltage waveform to obtain both optimal performance and operation within the interpolator linear region or output compliance range.Type: GrantFiled: September 4, 2014Date of Patent: October 13, 2015Assignee: Inphi CorporationInventors: James L. Gorecki, Jiayun Zhang, Marcial K. Chua, Cosmin Iorga
-
Patent number: 8031783Abstract: A method and apparatus for converting a high precision digital word into a high precision analog value is disclosed. A sigma delta modulator applies a digital input signal to a dither signal to generate a combined signal for sampling. A digital-to-analog converter quantizes the combined signal. An analog filter provides a cutoff at a bandwidth of interest to remove out of band quantization noise and signals. An I transfer function and a Q transfer function can be coupled between the sigma delta modulator and the digital-to-analog converter for mapping of the combined signal. The apparatus can also include a phase interpolator for receiving the output signal and outputting a clock recovery phase.Type: GrantFiled: April 5, 2010Date of Patent: October 4, 2011Assignee: Maxim Integrated Products, Inc.Inventors: James L. Gorecki, Tong Liu
-
Patent number: 7720160Abstract: A method and apparatus for converting a high precision digital word into a high precision analog signal is disclosed. A sigma delta modulator applies a digital input signal to a dither signal to generate a combined signal for sampling. A digital-to-analog converter quantizes the combined signal. An analog filter provides a cutoff at a bandwidth of interest to remove out of band quantization noise and signals. An I transfer function and a Q transfer function can be coupled between the sigma delta modulator and the digital-to-analog converter for mapping of the combined signal. The apparatus can also include a phase interpolator for receiving the output signal and outputting a clock recovery phase.Type: GrantFiled: December 14, 2006Date of Patent: May 18, 2010Assignee: Maxim Integrated Products, Inc.Inventors: James L. Gorecki, Tong Liu
-
Patent number: 6714066Abstract: A programmable capacitor array including a plurality of user-selectable, numerically weighted capacitors, each of which includes at least one fixed capacitor and one manufacturer-controlled trim capacitor, advantageously provides a variety of selectable capacitance values for a programmable analog integrated circuit. When coupled to a memory, for example a static memory, switches can be controlled that determine whether a particular fixed capacitor (user-selectable) or trim capacitor (manufacturer-selectable) is electrically coupled into the circuit. User access to those portions of memory controlling switches associated with the trim capacitors can be restricted via an I/O interface and security command. Such programmable capacitor arrays allow efficient implementation of user-programmable filter circuits where the user can conveniently program or reprogram a variety of filter parameters.Type: GrantFiled: July 22, 2002Date of Patent: March 30, 2004Assignee: Lattice Semiconductor CorporationInventors: James L. Gorecki, Yaohua Yang
-
Patent number: 6701340Abstract: A double differential comparator can be efficiently implemented utilizing a first comparator stage having a folded cascode with floating gate input terminals and clamped single-ended output, and a capacitively coupled input stage for transferring a weighted sum of input signals to the floating gates of the first comparator stage. Additionally, the double differential comparator can be integrated into fully differential programmable analog integrated circuits. Such fully differential programmable analog integrated circuits can also include a differential output digital-to-analog converter to be used with or without the double differential comparator.Type: GrantFiled: September 22, 2000Date of Patent: March 2, 2004Assignee: Lattice Semiconductor Corp.Inventors: James L. Gorecki, Bill G. Gazeley, Yaohua Yang
-
Patent number: 6556154Abstract: A composite digital-to-analog converter (DAC) includes a first DAC and a second DAC. The first DAC has a first range and a first error. The second DAC has a second range and a second error. The second range of the second DAC is less than the first range of the first DAC. The second range of the second DAC is greater than the first error of the first DAC. The second error of the second DAC is less than the first error of the first DAC. The composite DAC has a composite range and a composite error. The second DAC is coupled to minimize the composite error such that the composite range of the composite DAC is the first range and the composite error of the composite DAC is the second error.Type: GrantFiled: March 31, 1998Date of Patent: April 29, 2003Assignee: Lattice Semiconductor CorporationInventors: James L. Gorecki, Yaohua Yang
-
Publication number: 20020186074Abstract: A programmable capacitor array including a plurality of user-selectable, numerically weighted capacitors, each of which includes at least one fixed capacitor and one manufacturer-controlled trim capacitor, advantageously provides a variety of selectable capacitance values for a programmable analog integrated circuit. When coupled to a memory, for example a static memory, switches can be controlled that determine whether a particular fixed capacitor (user-selectable) or trim capacitor (manufacturer-selectable) is electrically coupled into the circuit. User access to those portions of memory controlling switches associated with the trim capacitors can be restricted via an I/O interface and security command. Such programmable capacitor arrays allow efficient implementation of user-programmable filter circuits where the user can conveniently program or reprogram a variety of filter parameters.Type: ApplicationFiled: July 22, 2002Publication date: December 12, 2002Inventors: James L. Gorecki, Yaohua Yang
-
Patent number: 6424209Abstract: A programmable capacitor array including a plurality of user-selectable, numerically weighted capacitors, each of which includes at least one fixed capacitor and one manufacturer-controlled trim capacitor, advantageously provides a variety of selectable capacitance values for a programmable analog integrated circuit. When coupled to a memory, for example a static memory, switches can be controlled that determine whether a particular fixed capacitor (user-selectable) or trim capacitor (manufacturer-selectable) is electrically coupled into the circuit. User access to those portions of memory controlling switches associated with the trim capacitors can be restricted via an I/O interface and security command. Such programmable capacitor arrays allow efficient implementation of user-programmable filter circuits where the user can conveniently program or reprogram a variety of filter parameters.Type: GrantFiled: February 18, 2000Date of Patent: July 23, 2002Assignee: Lattice Semiconductor CorporationInventors: James L. Gorecki, Yaohua Yang
-
Patent number: 5666087Abstract: An active termination resistor is provided within a feedback loop circuit thus advantageously increasing the stability of the feedback loop circuit. In particular, the active termination resistor traces the impedance of the feedback loop such that R(f).congruent.1/GM3(f). The active resistor may also be configured to track the value of the resistor to set the feedback transconductance over process and temperature variations to ensure stability of the feedback loop over these variations.Type: GrantFiled: April 25, 1996Date of Patent: September 9, 1997Assignee: Lattice Semiconductor Corp.Inventor: James L. Gorecki
-
Patent number: 5617064Abstract: An active termination resistor is provided within a feedback loop circuit thus advantageously increasing the stability of the feedback loop circuit. In particular, the active termination resistor traces the impedance of the feedback loop such that R(f).congruent.1/GM3(f). The active resistor may also be configured to track the value of the resistor to set the feedback transconductance over process and temperature variations to ensure stability of the feedback loop over these variations.Type: GrantFiled: March 14, 1995Date of Patent: April 1, 1997Assignee: Lattice Semiconductor CorporationInventor: James L. Gorecki
-
Patent number: 5574678Abstract: A programmable analog circuit apparatus receives a differential analog input signal and provides a processed differential analog output signal. The programmable analog circuit apparatus includes a first input transconductor, a differential amplifiers, and a feedback transconductor. The first input transconductor has a programmable transconductance and includes an input transconductor positive input terminal and an input transconductor negative input terminal and an input transconductor positive output terminal and an input transconductor negative output terminal. The positive and negative input terminals are coupled to receive the differential analog input signal. The differential amplifier includes first and second amplifier input terminals and first and second amplifier output terminals. The positive and negative input transconductor output terminals are coupled to the first and second differential amplifier input terminals.Type: GrantFiled: March 1, 1995Date of Patent: November 12, 1996Assignee: Lattice Semiconductor Corp.Inventor: James L. Gorecki
-
Patent number: 5510738Abstract: A CMOS programmable resistor-based transconductor receives a differential input voltage and generates a differential output current. The transconductor includes a degenerate pair of transistors linearized by servo feedback, and further includes a string of series-connected resistors defining a group of tap points. Two selected tap points in the resistor string are selected by digital control of MOS switches and are connected, respectively, to the feedback input of the two amplifiers in the feedback loops. Because no DC current flows through the MOS switches into the high impedance inputs of the amplifiers, the differential input voltage is impressed across a portion of the resistor string residing between the two selected tap points, and the conversion gain is determined by the value of this portion of the resistor string.Type: GrantFiled: March 14, 1995Date of Patent: April 23, 1996Assignee: Lattice Semiconductor Crop.Inventors: James L. Gorecki, Yaohua Yang
-
Patent number: 5493205Abstract: A current mirror for use with a transconductor is disclosed. The current mirror includes an input resistor which changes an input current to a voltage, an output resistor having a value which is scaled with respect to the input resistor, an amplifier which senses the input voltage and the voltage across the output resistor and an output transistor having a gate coupled to the output of the amplifier and a source coupled to the output resistor is disclosed. Such a current mirror advantageously provides a transconductor having low distortion.Type: GrantFiled: March 14, 1995Date of Patent: February 20, 1996Assignee: Lattice Semiconductor CorporationInventor: James L. Gorecki
-
Patent number: 5159205Abstract: A circuit for generating a plurality of timing signals includes a plurality of cascade-connected delay cells, each having an input coupled to an output of another, and a plurality of latches. Set inputs of various latches are coupled to outputs of various delay cells to determine times of occurrence of leading edges of various timing pulses. Reset inputs of the various latches are coupled to outputs of various delay cells to determine times of occurrence of trailing edges of various timing pulses. The circuit includes a phase detector having a first input coupled to receive a clock signal and a second input coupled to an output of one of the delay cells to receive a signal indicative of propagation of a logic state through a first group of the delay cells, to produce an adjustment signal indicative of whether the phase of the indicator signal is ahead of or behind the phase of the clock signal.Type: GrantFiled: October 24, 1990Date of Patent: October 27, 1992Assignee: Burr-Brown CorporationInventors: James L. Gorecki, Michael J. McGowan
-
Patent number: 5084634Abstract: A low distortion capacitor sampling circuit includes a sampling MOSFET, the source electrode of which receives a time-varying input voltage to be sampled. A bootstrap capacitor has a first terminal connected to the gate electrode of the sampling MOSFET and to a first MOSFET that charges the first terminal of the bootstrap capacitor to a first voltage in response to a first control signal. A delayed second control signal is applied to the gate of a second MOSFET the drain electrode of which is connected to a second terminal of the bootstrap capacitor to keep the pulldown MOSFET on until the charging of the sampling capacitor is complete. Then a third control signal turns on a third MOSFET, boosting both terminals of the bootstrap capacitor. The second control signal then turns the third MOSFET off, electrically isolating the gate electrode of the sampling MOSFET. Changes in the time-varying input voltage are coupled by the gate-to-source capacitance of the sampling MOSFET to the gate electrode thereof.Type: GrantFiled: October 24, 1990Date of Patent: January 28, 1992Assignee: Burr-Brown CorporationInventor: James L. Gorecki