Patents by Inventor James P. Yakura
James P. Yakura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140254835Abstract: A microphone structure has a lid forming an interior chamber. The lid includes a permanent magnet for forming a permanent magnetic field. The microphone structure includes an aperture for permitting acoustic access to the interior of the chamber and thus, the MEMS microphone. The MEMS microphone structure includes a substrate mechanically coupled to an electrically conductive diaphragm. The electrically conductive diaphragm has a first side defining a plane and the diaphragm moves through a range of motion perpendicular the plane of the first side. The permanent magnetic field is perpendicular to the direction of motion of the diaphragm and linear within the range of motion, such that a current will be generated and sensed by sensors within an electric circuit loop that includes the diaphragm.Type: ApplicationFiled: March 5, 2013Publication date: September 11, 2014Applicant: ANALOG DEVICES, INC.Inventor: James P. Yakura
-
Patent number: 6284586Abstract: The present invention relates to a semiconductor device, preferably a capacitor, and a method of forming the same. The method adds only a single additional masking step to the the fabrication process and reduces problems relating to alignment of various layers. A relatively thick insulation layer is formed over a bottom electrode. An opening having a sidewall that is etched in the insulation layer using a mask to expose a portion of the bottom electrode. Once the mask is removed, a dielectric layer and conductive layer are then sequentially deposited over the entire structure, including sidewalls. Thereafter, chemical-mechanical polishing is used to remove portions of the conductive layer and the dielectric layer so that the conductive layer and dielectric layer which remains forms, for example, the top electrode and dielectric layer of the integrated circuit capacitor.Type: GrantFiled: November 1, 1999Date of Patent: September 4, 2001Assignee: LSI Logic CorporationInventors: John J. Seliskar, Derryl D. J. Allman, John W. Gregory, James P. Yakura, Dim Lee Kwong
-
Patent number: 6228767Abstract: An electrical interconnection structure on an integrated circuit is provided that has a) a substrate layer; b) a diffusion barrier on the substrate layer; c) a copper layer on the diffusion barrier; and d) a copper oxide layer on the copper layer. Methods of making such an interconnection structure is also provided. Such an interconnection structure may be used as a rectifier to prevent damage of sensitive devices from voltage spikes.Type: GrantFiled: December 20, 1999Date of Patent: May 8, 2001Assignee: LSI Logic CorporationInventor: James P. Yakura
-
Patent number: 6175124Abstract: An improved wafer scale integrated circuit is described which includes non-contact power and data transmission coupling. Wireless power and data coupling reduces the mechanical stresses and strains on the wafer, and makes better use of the wafer area. An additional benefit comes from allowing better heat transfer management. In one embodiment, power is provided by inductive coupling. Data flow into and out of the wafer is accomplished optically, using optical detectors to receive and light emitting diodes to transmit. Multiple devices are integrated onto the semiconductor wafer. Systems may be incorporated using the traditional die sites. Connections between systems are made in the space between die sites.Type: GrantFiled: June 30, 1998Date of Patent: January 16, 2001Assignee: LSI Logic CorporationInventors: Richard K. Cole, Scott J. Rittenhouse, Brad S. Tollerud, Matthew S. Von Thun, James P. Yakura
-
Patent number: 6115233Abstract: The present invention relates to a semiconductor device, preferably a capacitor, and a method of forming the same. The method adds only a single additional masking step to the fabrication process and reduces problems relating to alignment of various layers. A relatively thick insulation layer is formed over a bottom electrode. An opening having a sidewall that is etched in the insulation layer using a mask to expose a portion of the bottom electrode. Once the mask is removed, a dielectric layer and conductive layer are then sequentially deposited over the entire structure, including sidewalls. Thereafter, chemical-mechanical polishing is used to remove portions of the conductive layer and the dielectric layer so that the conductive layer and dielectric layer which remains forms, for example, the top electrode and dielectric layer of the integrated circuit capacitor.Type: GrantFiled: June 28, 1996Date of Patent: September 5, 2000Assignee: LSI Logic CorporationInventors: John J. Seliskar, Derryl D. J. Allman, John W. Gregory, James P. Yakura, Dim Lee Kwong
-
Patent number: 6091652Abstract: A method of screening EEPROMs for data retention quality employs a UV source which is arranged to be impinged upon the devices while in wafer form, at or near an electrical probe station. Known data is stored in memory cells on an EEPROM chip while the chip is in wafer form, at a probe station. The wafer is then moved beneath a UV silo near the probe station and exposed to UV light, for a period of time and at an intensity which is sufficient to cause leakage of charge from potentially leaky floating gates. The wafer is again subjected to electrical probe where the amount of change in retained charge is detected. From this test, an indication of the charge retention ability of the devices is obtained. The UV light increases the energy state of the stored charge thus accelerating the decay of the stored charge located on the floating gates in the EEPROM device. Bits that have inherent leakage paths decay more rapidly.Type: GrantFiled: December 11, 1998Date of Patent: July 18, 2000Assignee: LSI Logic CorporationInventors: Steven L. Haehn, James P. Yakura
-
Patent number: 6066560Abstract: An electrical interconnection structure on an integrated circuit is provided that has a) a substrate layer; b) a diffusion barrier on the substrate layer; c) a copper layer on the diffusion barrier; and d) a copper oxide layer on the copper layer. Methods of making such an interconnection structure is also provided. Such an interconnection structure may be used as a rectifier to prevent damage of sensitive devices from voltage spikes.Type: GrantFiled: May 5, 1998Date of Patent: May 23, 2000Assignee: LSI Logic CorporationInventor: James P. Yakura
-
Patent number: 5861652Abstract: The present invention provides an integrated circuit chip having one or more circuit elements that perform a desired circuit function with the circuit elements being encompassed by a molding compound that forms a package for the chip. The molding compound has a capacitance associated with it. The integrated circuit chip includes a second integrated circuit element within the molding compound in which the second integrated circuit element monitors the molding compound to detect a change in capacitance in the molding compound resulting from a removal of a portion or all of the molding compound. In response to a detection of a change in capacitance, the second integrated circuit element alters the desired circuit function provided by the other integrated circuit elements.Type: GrantFiled: March 28, 1996Date of Patent: January 19, 1999Assignee: Symbios, Inc.Inventors: Richard K. Cole, James P. Yakura
-
Patent number: 5576224Abstract: A method and structure for sensing data such as temperature with respect to objects such as silicon wafers undergoing fabrication or other processes involve the use of a monitor element of material and configuration similar to that of the objects being processed. A structure such as a closed loop or segment of a spiral may be formed on the surface of the monitor element, and acts as a secondary coil when brought into operative relation with a transformer structure which includes a primary coil, a current source and a sensing device. The sensing device senses variations in the electrical characteristics in the primary coil, caused by the presence of the monitor element, and can thereby determine the temperature or other desired data relating to the monitor element, which is substantially the same as comparable data for the objects being processed.Type: GrantFiled: June 2, 1995Date of Patent: November 19, 1996Assignees: AT&T Global Information Solutions Company, Hyundai Electronics America, Symbios Logic Inc.Inventors: James P. Yakura, Richard K. Cole, Matthew S. Von Thun, Crystal J. Hass, Derryl D. J. Allman
-
Patent number: 5466614Abstract: A method and structure for sensing data such as temperature with respect to objects such as silicon wafers undergoing fabrication or other processes involve the use of a monitor element of material and configuration similar to that of the objects being processed. A structure such as a closed loop or segment of a spiral may be formed on the surface of the monitor element, and acts as a secondary coil when brought into operative relation with a transformer structure which includes a primary coil, a current source and a sensing device. The sensing device senses variations in the electrical characteristics in the primary coil, caused by the presence of the monitor element, and can thereby determine the temperature or other desired data relating to the monitor element, which is substantially the same as comparable data for the objects being processed.Type: GrantFiled: September 20, 1993Date of Patent: November 14, 1995Assignees: AT&T Global Information Solutions Company, Hyundai Electronics AmericaInventors: James P. Yakura, Richard K. Cole, Matthew S. Von Thun, Crystal J. Hass, Derryl D. J. Allman
-
Patent number: 5233563Abstract: A memory security device within a chip which employs a power source coupled to the memory. The power source produces a signal having a level sufficient to erase or destroy the memory when the chip is exposed to acid. The power source includes an electrolytic cell for producing a direct voltage output, and an electrolytic signal amplification circuit coupled between the electrolytic cell and the memory.Type: GrantFiled: January 13, 1992Date of Patent: August 3, 1993Assignee: NCR CorporationInventors: James P. Yakura, Richard K. Cole
-
Patent number: 5168464Abstract: A nonvolatile memory device comprising first and second transistors connected between respective first and second terminals and a reference potential terminal, the transistors having first and second floating gates, respectively, for storing complementary charges. The device further comprises first and second input lines capacitively coupled to the gates, and means for providing a biasing voltage slightly in excess of the threshold voltage of the transistors to the input lines.Type: GrantFiled: November 29, 1989Date of Patent: December 1, 1992Assignee: NCR CorporationInventors: Carl M. Stanchak, Raymond A. Turi, James P. Yakura