Patents by Inventor James R. Wilcox
James R. Wilcox has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11331733Abstract: A cast system, which includes: a padding layer configured to be disposed within a cast and support a portion of a patient's limb; a casting material which hardens around the padding layer and form an outer shell of the cast surrounding the patient's limb; and a wire saw configured to be disposed within the cast and extend along a longitudinal axis of the cast. The wire saw has a cutting surface which is at least partly enclosed by a plastic sheath. By enclosing the wire saw cutting surface in a plastic sheath, the saw does not lock up during the cutting operation, cutting is facilitated, allowing for easy and safe removal of the cast by pulling at least one end of the wire saw so as to cut through the outer shell of the cast.Type: GrantFiled: December 27, 2016Date of Patent: May 17, 2022Assignee: Woundkair Concepts, Inc.Inventors: Danny E. Anderson, Kimberly G. Anderson, Thomas E. Serena, Timothy A. Mayhugh, James R. Wilcox, Cameron B. Morton, Stephen C. Morvel, Jr.
-
Publication number: 20180177642Abstract: A cast system, which includes: a padding layer configured to be disposed within a cast and support a portion of a patient's limb; a casting material which hardens around the padding layer and form an outer shell of the cast surrounding the patient's limb; and a wire saw configured to be disposed within the cast and extend along a longitudinal axis of the cast. The wire saw has a cutting surface which is at least partly enclosed by a plastic sheath. By enclosing the wire saw cutting surface in a plastic sheath, the saw does not lock up during the cutting operation, cutting is facilitated, allowing for easy and safe removal of the cast by pulling at least one end of the wire saw so as to cut through the outer shell of the cast.Type: ApplicationFiled: December 27, 2016Publication date: June 28, 2018Inventors: Danny E. Anderson, Kimberly G. Anderson, Thomas E. Serena, Timothy A. Mayhugh, James R. Wilcox, Cameron B. Morton, Stephen C. Morvel, JR.
-
Patent number: 7255571Abstract: A method and structure is disclosed for forming a removable interconnect for semiconductor packages, where the connector is adapted to repeatedly change from a first shape into a second shape upon being subjected to a temperature change and to repeatedly return to the first shape when not being subjected to the temperature change. The connector can be disconnected when the connector is in its second shape and the connector cannot be disconnected when the connector is in its first shape.Type: GrantFiled: September 14, 2006Date of Patent: August 14, 2007Assignee: International Business Machines CorporationInventors: William L. Brodsky, James A. Busby, Bruce J. Chamberlin, Mitchell G. Ferrill, Robin A. Susko, James R. Wilcox
-
Patent number: 7137826Abstract: A method and structure is disclosed for forming a removable interconnect for semiconductor packages, where the connector is adapted to repeatedly change from a first shape into a second shape upon being subjected to a temperature change and to repeatedly return to the first shape when not being subjected to the temperature change. The connector can be disconnected when the connector is in its second shape and the connector cannot be disconnected when the connector is in its first shape.Type: GrantFiled: March 8, 2005Date of Patent: November 21, 2006Assignee: International Business Machines CorporationInventors: William L. Brodsky, James A. Busby, Bruce J. Chamberlin, Mitchell G. Ferrill, Robin A. Susko, James R. Wilcox
-
Patent number: 7128579Abstract: Disclosed is a semiconductor package structure that incorporates the use of conductive pins to electrically and mechanically connect a semiconductor module and a substrate (e.g., printed wiring board). Specifically, one or both ends of the pins are hooked and are adapted to allow a press-fit connection with the walls of the plated through holes of either one or both of the semiconductor module and the substrate. The hook-shaped ends of the pins may have one or more hooks to establish the connection. Additionally, the pins may be formed of a temperature induced shape change material that bends to allow engaging and/or disengaging of the hook-shaped ends from the walls of the plated through holes.Type: GrantFiled: August 19, 2005Date of Patent: October 31, 2006Assignee: International Business Machines CorporationInventors: William L. Brodsky, James A. Busby, Bruce J. Chamberlin, Mitchell G. Ferrill, Robin A. Susko, James R. Wilcox
-
Patent number: 7083901Abstract: A layer for use in a modular assemblage for supporting ICES is formed with metal contacts for assembly by making a sandwich of metal interconnect members between two layers of dielectric; drilling holes through the dielectric, stopping on a metal layer bonded to the bottom surface of the module; forming blind holes stopping on the interconnect members; and plating metal through the volume of the via, both full and blind holes, thereby forming vertical and horizontal connections in a layer that be stacked to form complex interconnect assemblies.Type: GrantFiled: October 1, 2002Date of Patent: August 1, 2006Assignee: International Business Machines CorporationInventors: Frank D. Egitto, Voya Markovich, Thomas R. Miller, Douglas O. Powell, James R. Wilcox
-
Patent number: 7024764Abstract: A method of making an electronic package. The method includes forming a semiconductor chip and an multi-layered interconnect structure. The semiconductor chip includes a plurality of contact members on one of its surfaces that are connected to the multi-layered interconnect structure by a plurality of solder connections. The formed multi-layered interconnect structure is adapted for electrically interconnecting the semiconductor chip to a circuitized substrate (eg., circuit board) with another plurality of solder connections and includes a thermally conductive layer being comprised of a material having a selected thickness and coefficient of thermal expansion to substantially prevent failure of the solder connections between said first plurality of electrically conductive members and the semiconductor chip. The method forms the electronic package to further include a dielectric material having an effective modulus to assure sufficient compliancy of the multi-layered interconnect structure during operation.Type: GrantFiled: January 7, 2002Date of Patent: April 11, 2006Assignee: International Business Machines CorporationInventors: John S. Kresge, Robert D. Sebesta, David B. Stone, James R. Wilcox
-
Patent number: 6829823Abstract: A method of making a multi-layered interconnect structure. First and second electrically conductive members are formed on the first and second dielectric layers, respectively. The dielectric layer are formed on opposing surfaces of a thermally conductive layer. A first and second electrically conductive layer is formed within the first dielectric layer. The second electrically conductive layer includes shielded signal conductors and is positioned between the first electrically conductive layer and the thermally conductive layer. A plated through hole (PTH) formed through the interconnect structure is electrically connected to one of the first and second electrically conductive members and to one of the shielded signal conductors.Type: GrantFiled: February 5, 2002Date of Patent: December 14, 2004Assignee: International Business Machines CorporationInventors: Francis J. Downes, Jr., Donald S. Farquhar, Elizabeth Foster, Robert M. Japp, Gerald W. Jones, John S. Kresge, Robert D. Sebesta, David B. Stone, James R. Wilcox
-
Patent number: 6739046Abstract: A method is provided for connecting two conductive surfaces in an electronic circuit package comprising the steps of forming dendrites on selected regions of a first conductive surface, applying a dielectric insulation material over the first conductive surface such that the dendrites are exposed through the insulation material to leave a substantially planar surface of exposed dendrites, and placing a second conductive surface on top of the exposed dendrites. The second conductive surface may be a surface metal, a chip bump array, or a ball grid array. Also claimed is an electronic circuit package incorporating the dendrites used for electrical interconnection and planarization manufactured in accordance with the present invention.Type: GrantFiled: May 22, 2000Date of Patent: May 25, 2004Assignee: International Business Machines CorporationInventors: Bernd K. Appelt, Saswati Datta, Michael A. Gaynes, John M. Lauffer, James R. Wilcox
-
Publication number: 20040063040Abstract: A layer for use in a modular assemblage for supporting ICs is formed with metal contacts for assembly by making a sandwich of metal interconnect members between two layers of dielectric; drilling holes through the dielectric, stopping on a metal layer bonded to the bottom surface of the module; forming blind holes stopping on the interconnect members; and plating metal through the volume of the via, both full and blind holes, thereby forming vertical and horizontal connections in a layer that be stacked to form complex interconnect assemblies.Type: ApplicationFiled: October 1, 2002Publication date: April 1, 2004Applicant: International Business Machines CorporationInventors: Frank D. Egitto, Voya Markovich, Thomas R. Miller, Douglas O. Powell, James R. Wilcox
-
Patent number: 6562654Abstract: A process for tenting through-holes comprises providing a circuitized substrate having a plurality of plated through-holes, wherein the plated through-holes are tented with a polyimide material.Type: GrantFiled: April 9, 2001Date of Patent: May 13, 2003Assignee: International Business Machines CorporationInventors: John S. Kresge, David B. Stone, James R. Wilcox
-
Patent number: 6427323Abstract: A method is provided for connecting two conductive layers in an electronic circuit package comprising the steps of forming dendrites on selected regions of a first conductive layer, forming dendrites on selected regions of a second conductive layer, applying an epoxy adhesive material over the first conductive layer, and compressively attaching the second conductive layer to the first conductive layer such that the dendrites on the first conductive layer contact the dendrites on the second conductive layer. Also claimed is an electronic circuit package incorporating the dendrites used for electrical interconnection manufactured in accordance with the present invention. An alternative embodiment of the invention utilizes an intermediate surface metal with dendrites in place of a “through via.Type: GrantFiled: May 17, 2001Date of Patent: August 6, 2002Assignee: International Business Machines CorporationInventors: Bernd K. Appelt, Saswati Datta, Michael A. Gaynes, John M. Lauffer, James R. Wilcox
-
Publication number: 20020085364Abstract: An electronic package, and method of making the electronic package, is provided. The package includes a semiconductor chip and an multi-layered interconnect structure having a high density interconnect layer such as an allylated surface layer. The semiconductor chip includes a plurality of contact members on one of its surfaces that are connected to the multi-layered interconnect structure by a plurality of solder connections. The multi-layered interconnect structure is adapted for electrically interconnecting the semiconductor chip to a circuitized substrate (eg., circuit board) with another plurality of solder connections and includes a thermally conductive layer being comprised of a material having a selected thickness and coefficient of thermal expansion to substantially prevent failure of the solder connections between said first plurality of electrically conductive members and the semiconductor chip.Type: ApplicationFiled: February 5, 2002Publication date: July 4, 2002Inventors: Francis J. Downes, Donald S. Farquhar, Elizabeth Foster, Robert M. Japp, Gerald W. Jones, John S. Kresge, Robert D. Sebesta, David B. Stone, James R. Wilcox
-
Patent number: 6410988Abstract: A method of making a flip chip package that maintains flatness over a wide temperature range and provides good heat dissipation is described. A laminate substrate is electrically connected to electrical contacts disposed on a chip and underfill material is applied between the soldered connections. A body, for example an uncured dielectric material, is applied to the chip, the laminate substrate, a thermally conductive member or combinations thereof, and thermally conductive member is disposed adjacent to the surface of the chip that is opposite the surface connected to the laminate substrate. The body is extruded between the chip and the thermally conductive member. The thickness of the thermally conductive member is determined by balancing the stiffness and the CTE of both the thermally conductive member and the laminate substrate, and the length and width of the thermally conductive member may vary but are at least the size of the corresponding length and width of the chip.Type: GrantFiled: May 15, 2000Date of Patent: June 25, 2002Assignee: International Business Machines CorporationInventors: David V. Caletka, Jean Dery, Eric Duchesne, Michael A. Gaynes, Eric A. Johnson, Luis J. Matienzo, James R. Wilcox
-
Publication number: 20020059723Abstract: An electronic package and method of making the electronic package is provided. The package includes a semiconductor chip and an multi-layered interconnect structure. The semiconductor chip includes a plurality of contact members on one of its surfaces that are connected to the multi-layered interconnect structure by a plurality of solder connections. The multi-layered interconnect structure is adapted for electrically interconnecting the semiconductor chip to a circuitized substrate (eg., circuit board) with another plurality of solder connections and includes a thermally conductive layer being comprised of a material having a selected thickness and coefficient of thermal expansion to substantially prevent failure of the solder connections between said first plurality of electrically conductive members and the semiconductor chip.Type: ApplicationFiled: January 7, 2002Publication date: May 23, 2002Inventors: John S. Kresge, Robert D. Sebesta, David B. Stone, James R. Wilcox
-
Patent number: 6373717Abstract: An electronic package, and method of making the electronic package, is provided. The package includes a semiconductor chip and an multi-layered interconnect structure having a high density interconnect layer such as an allylated surface layer. The semiconductor chip includes a plurality of contact members on one of its surfaces that are connected to the multi-layered interconnect structure by a plurality of solder connections. The multi-layered interconnect structure is adapted for electrically interconnecting the semiconductor chip to a circuitized substrate (eg., circuit board) with another plurality of solder connections and includes a thermally conductive layer being comprised of a material having a selected thickness and coefficient of thermal expansion to substantially prevent failure of the solder connections between said first plurality of electrically conductive members and the semiconductor chip.Type: GrantFiled: March 31, 2000Date of Patent: April 16, 2002Assignee: International Business Machines CorporationInventors: Francis J. Downes, Jr., Donald S. Farquhar, Elizabeth Foster, Robert M. Japp, Gerald W. Jones, John S. Kresge, Robert D. Sebesta, David B. Stone, James R. Wilcox
-
Patent number: 6351393Abstract: An electronic package and method of making the electronic package is provided. The package includes a semiconductor chip and an multi-layered interconnect structure. The semiconductor chip includes a plurality of contact members on one of its surfaces that are connected to the multi-layered interconnect structure by a plurality of solder connections. The multi-layered interconnect structure is adapted for electrically interconnecting the semiconductor chip to a circuitized substrate (eg., circuit board) with another plurality of solder connections and includes a thermally conductive layer being comprised of a material having a selected thickness and coefficient of thermal expansion to substantially prevent failure of the solder connections between said first plurality of electrically conductive members and the semiconductor chip.Type: GrantFiled: July 2, 1999Date of Patent: February 26, 2002Assignee: International Business Machines CorporationInventors: John S. Kresge, Robert D. Sebesta, David B. Stone, James R. Wilcox
-
Publication number: 20010034937Abstract: A method is provided for connecting two conductive layers in an electronic circuit package comprising the steps of forming dendrites on selected regions of a first conductive layer, forming dendrites on selected regions of a second conductive layer, applying an epoxy adhesive material over the first conductive layer, and compressively attaching the second conductive layer to the first conductive layer such that the dendrites on the first conductive layer contact the dendrites on the second conductive layer. Also claimed is an electronic circuit package incorporating the dendrites used for electrical interconnection manufactured in accordance with the present invention. An alternative embodiment of the invention utilizes an intermediate surface metal with dendrites in place of a “through via.Type: ApplicationFiled: May 17, 2001Publication date: November 1, 2001Applicant: International Business Machines CorporationInventors: Bernd K. Appelt, Saswati Datta, Michael A. Gaynes, John M. Lauffer, James R. Wilcox
-
Patent number: 6300575Abstract: A method is provided for connecting two conductive layers in an electronic circuit package comprising the steps of forming dendrites on selected regions of a first conductive layer, forming dendrites on selected regions of a second conductive layer, applying an epoxy adhesive material over the first conductive layer, and compressively attaching the second conductive layer to the first conductive layer such that the dendrites on the first conductive layer contact the dendrites on the second conductive layer. Also claimed is an electronic circuit package incorporating the dendrites used for electrical interconnection manufactured in accordance with the present invention. An alternative embodiment of the invention utilizes an intermediate surface metal with dendrites in place of a “through via.Type: GrantFiled: August 25, 1997Date of Patent: October 9, 2001Assignee: International Business Machines CorporationInventors: Bernd K. Appelt, Saswati Datta, Michael A. Gaynes, John M. Lauffer, James R. Wilcox
-
Publication number: 20010022392Abstract: A circuitized substrate having plated through-holes wherein the plated through-holes are tented with a polyimide material is provided along with the process for fabricating such.Type: ApplicationFiled: April 9, 2001Publication date: September 20, 2001Applicant: International Business Machines CorporationInventors: John S. Kresge, David B. Stone, James R. Wilcox