Patents by Inventor Jay B. Patel
Jay B. Patel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10883088Abstract: Oxygenases and methods of biologically upgrading hydrocarbon streams, such as crude oil, using oxygenases are provided herein. The oxygenases can be used to remove impurities such as metals, heteroatoms, or asphaltenes from a hydrocarbon stream. In some cases, the oxygenases can be chemically or genetically modified and can be used in different locations such as petroleum wells, pipes, reservoirs, tanks and/or reactors.Type: GrantFiled: November 12, 2018Date of Patent: January 5, 2021Assignee: ExxonMobil Research and Engineering CompanyInventors: Zarath M. Summers, David O. Marler, Jay B. Patel, Katherine G. Landuyt
-
Publication number: 20190332274Abstract: System, method, and apparatus for integrated main memory (MM) and configurable coprocessor (CP) chip for processing subset of network functions. Chip supports external accesses to MM without additional latency from on-chip CP. On-chip memory scheduler resolves all bank conflicts and configurably load balances MM accesses. Instruction set and data on which the CP executes instructions are all disposed on-chip with no on-chip cache memory, thereby avoiding latency and coherency issues. Multiple independent and orthogonal threading domains used: a FIFO-based scheduling domain (SD) for the I/O; a multi-threaded processing domain for the CP. The CP is an array of independent, autonomous, unsequenced processing engines processing on-chip data tracked by SD of external CMD and reordered per FIFO CMD sequence before transmission.Type: ApplicationFiled: October 29, 2018Publication date: October 31, 2019Applicant: MoSys, Inc.Inventors: Michael J. Miller, Jay B. Patel, Michael J. Morrison
-
Publication number: 20190177703Abstract: Oxygenases and methods of biologically upgrading hydrocarbon streams, such as crude oil, using oxygenases are provided herein. The oxygenases can be used to remove impurities such as metals, heteroatoms, or asphaltenes from a hydrocarbon stream. In some cases, the oxygenases can be chemically or genetically modified and can be used in different locations such as petroleum wells, pipes, reservoirs, tanks and/or reactors.Type: ApplicationFiled: November 12, 2018Publication date: June 13, 2019Inventors: Zarath M. Summers, David O. Marler, Jay B. Patel, Katherine G. Landuyt
-
Publication number: 20190178066Abstract: Dioxygenases and methods of biologically upgrading hydrocarbon streams, such as crude oil, using dioxygenases are provided herein. The dioxygenases can be used to remove impurities such as metals, heteroatoms, or asphaltenes from a hydrocarbon stream. In some cases, the dioxygenases can be chemically or genetically modified and can be used in different locations such as petroleum wells, pipes, reservoirs, tanks and/or reactors.Type: ApplicationFiled: November 12, 2018Publication date: June 13, 2019Inventors: Zarath M. Summers, David O. Marler, Jay B. Patel, Katherine G. Landuyt
-
Publication number: 20190177400Abstract: Nickel-binding proteins and methods of biologically upgrading hydrocarbon streams, such as crude oil, using nickel-binding proteins are provided herein. The nickel-binding proteins can be used to remove impurities such as metals and/or asphaltenes from a hydrocarbon stream. In some cases, the nickel-binding proteins can be chemically or genetically modified and can be used in different locations such as petroleum wells, pipes, reservoirs, tanks and/or reactors.Type: ApplicationFiled: November 12, 2018Publication date: June 13, 2019Inventors: Zarath M. Summers, Jay B. Patel, Katherine G. Landuyt
-
Patent number: 10114558Abstract: System, method, and apparatus for integrated main memory (MM) and configurable coprocessor (CP) chip for processing subset of network functions. Chip supports external accesses to MM without additional latency from on-chip CP. On-chip memory scheduler resolves all bank conflicts and configurably load balances MM accesses. Instruction set and data on which the CP executes instructions are all disposed on-chip with no on-chip cache memory, thereby avoiding latency and coherency issues. Multiple independent and orthogonal threading domains used: a FIFO-based scheduling domain (SD) for the I/O; a multi-threaded processing domain for the CP. The CP is an array of independent, autonomous, unsequenced processing engines processing on-chip data tracked by SD of external CMD and reordered per FIFO CMD sequence before transmission.Type: GrantFiled: February 18, 2018Date of Patent: October 30, 2018Assignee: MOSYS, INC.Inventors: Michael J. Miller, Jay B Patel, Michael J Morrison
-
Publication number: 20180173433Abstract: System, method, and apparatus for integrated main memory (MM) and configurable coprocessor (CP) chip for processing subset of network functions. Chip supports external accesses to MM without additional latency from on-chip CP. On-chip memory scheduler resolves all bank conflicts and configurably load balances MM accesses. Instruction set and data on which the CP executes instructions are all disposed on-chip with no on-chip cache memory, thereby avoiding latency and coherency issues. Multiple independent and orthogonal threading domains used: a FIFO-based scheduling domain (SD) for the I/O; a multi-threaded processing domain for the CP. The CP is an array of independent, autonomous, unsequenced processing engines processing on-chip data tracked by SD of external CMD and reordered per FIFO CMD sequence before transmission.Type: ApplicationFiled: February 18, 2018Publication date: June 21, 2018Applicant: MoSys, Inc.Inventors: Michael J. Miller, Jay B. Patel, Michael J. Morrison
-
Patent number: 9971567Abstract: The randomizer includes connection circuitry with a random connection layout to parallely couple each of a quantity of bits for each of a plurality of inputs of bit width n to multiple output bits of a respectively coupled output. Combinational circuitry combines at least a portion of each of the plurality of outputs associated with each of the plurality of inputs to create a single resultant output of random data having a bit width of the quantity n.Type: GrantFiled: December 26, 2016Date of Patent: May 15, 2018Assignee: MoSys, Inc.Inventors: Michael J. Miller, Michael J. Morrison, Jay B Patel
-
Patent number: 9921755Abstract: System, method, and apparatus for integrated main memory (MM) and configurable coprocessor (CP) chip for processing subset of network functions. Chip supports external accesses to MM without additional latency from on-chip CP. On-chip memory scheduler resolves all bank conflicts and configurably load balances MM accesses. Instruction set and data on which the CP executes instructions are all disposed on-chip with no on-chip cache memory, thereby avoiding latency and coherency issues. Multiple independent and orthogonal threading domains used: a FIFO-based scheduling domain (SD) for the I/O; a multi-threaded processing domain for the CP. The CP is an array of independent, autonomous, unsequenced processing engines that process on-chip data tracked by SD of external CMD and reordered per FIFO CMD sequence before transmission.Type: GrantFiled: September 30, 2015Date of Patent: March 20, 2018Assignee: MoSys, Inc.Inventors: Michael J Miller, Jay B Patel, Michael J Morrison
-
Publication number: 20170109135Abstract: A Method and Apparatus for Randomizer has been disclosed. In one implementation a sequence of randomized connections then exclusive-OR operations and then an adder produce a randomized output.Type: ApplicationFiled: December 26, 2016Publication date: April 20, 2017Applicant: MoSys, Inc.Inventors: Michael J. Miller, Michael J. Morrison, Jay B. Patel
-
Patent number: 9529569Abstract: A Method and Apparatus for Randomizer has been disclosed. In one implementation a sequence of randomized connections then exclusive-OR operations and then an adder produce a randomized output.Type: GrantFiled: August 28, 2015Date of Patent: December 27, 2016Assignee: MoSys, Inc.Inventors: Michael J Miller, Michael J Morrison, Jay B Patel
-
Publication number: 20160188481Abstract: System, method, and apparatus for integrated main memory (MM) and configurable coprocessor (CP) chip for processing subset of network functions. Chip supports external accesses to MM without additional latency from on-chip CP. On-chip memory scheduler resolves all bank conflicts and configurably load balances MM accesses. Instruction set and data on which the CP executes instructions are all disposed on-chip with no on-chip cache memory, thereby avoiding latency and coherency issues. Multiple independent and orthogonal threading domains used: a FIFO-based scheduling domain (SD) for the I/O; a multi-threaded processing domain for the CP. The CP is an array of independent, autonomous, unsequenced processing engines processing on-chip data tracked by SD of external CMD and reordered per FIFO CMD sequence before transmission.Type: ApplicationFiled: September 30, 2015Publication date: June 30, 2016Inventors: Michael J Miller, Jay B Patel, Michael J Morrison
-
Publication number: 20160188222Abstract: System, method, and apparatus for integrated main memory (MM) and configurable coprocessor (CP) chip for processing subset of network functions. Chip supports external accesses to MM without additional latency from on-chip CP. On-chip memory scheduler resolves all bank conflicts and configurably load balances MM accesses. Instruction set and data on which the CP executes instructions are all disposed on-chip with no on-chip cache memory, thereby avoiding latency and coherency issues. Multiple independent and orthogonal threading domains used: a FIFO-based scheduling domain (SD) for the I/O; a multi-threaded processing domain for the CP. The CP is an array of independent, autonomous, unsequenced processing engines processing on-chip data tracked by SD of external CMD and reordered per FIFO CMD sequence before transmission.Type: ApplicationFiled: September 30, 2015Publication date: June 30, 2016Inventors: Michael J. Miller, Jay B. Patel, Michael J. Morrison
-
Patent number: 9354823Abstract: A system includes a host device that may be configured to initiate memory requests to a system memory. The system also includes a memory controller that may be configured receive the memory requests and to format the memory requests into memory transactions that are conveyed to the memory device via a memory interface. The memory transactions include a memory write burst command having a first frame that includes a corresponding opcode positioned in one of a first command slot or a second command slot. The memory write burst command may also include a number of subsequent frames for conveying a data payload, as specified for example, by the opcode. The control unit may be configured to generate a number of concurrent sequential memory write operations to the memory in response to receiving the memory write burst command.Type: GrantFiled: June 6, 2013Date of Patent: May 31, 2016Assignee: MoSys, Inc.Inventors: Michael J Miller, Michael J Morrison, Jay B Patel
-
Publication number: 20160019029Abstract: A Method and Apparatus for Randomizer has been disclosed. In one implementation a sequence of randomized connections then exclusive-OR operations and then an adder produce a randomized output.Type: ApplicationFiled: August 28, 2015Publication date: January 21, 2016Applicant: MoSys, Inc.Inventors: Michael J. MILLER, Michael J. MORRISON, Jay B. PATEL
-
Patent number: 8832336Abstract: A system for increasing the efficiency of data transfer through a serializer-deserializer (SerDes) link, and for reducing data latency caused by differences between arrival times of the data on the SerDes link and the system clock with which the device operates.Type: GrantFiled: January 30, 2010Date of Patent: September 9, 2014Assignee: MoSys, Inc.Inventors: Michael J. Morrison, Jay B. Patel, Philip A. Ferolito, Michael J. Miller
-
Patent number: 8824468Abstract: A system for parsing frames including a first cell extraction circuit (CEC) configured to identify a first cell from a first frame, a first parser engine operatively connected to the first CEC, where the first parser engine is configured to generate a result based on the first cell, and a first forwarding circuit operatively connected to the first parser engine and configured to forward the result, where the first CEC, the first parser engine, and the first forwarding circuit are associated with a first frame parser unit.Type: GrantFiled: September 6, 2011Date of Patent: September 2, 2014Assignee: Agate Logic, Inc.Inventors: Malcolm J. Wing, Jay B. Patel, Jeffrey M. Schroeder
-
Patent number: 8635417Abstract: A system includes a host device that may be configured to initiate memory requests to a system memory. The system also includes a memory controller that may be configured receive the memory requests and to format the memory requests into memory transactions that are conveyed to the memory device via a memory interface. The memory transactions include a plurality of memory write command types. Each memory write command type corresponds to a different respective schedule for conveying a corresponding data payload.Type: GrantFiled: May 10, 2012Date of Patent: January 21, 2014Assignee: MoSys, Inc.Inventors: Michael J. Morrison, Jay B. Patel
-
Publication number: 20130332681Abstract: A system includes a host device that may be configured to initiate memory requests to a system memory. The system also includes a memory controller that may be configured receive the memory requests and to format the memory requests into memory transactions that are conveyed to the memory device via a memory interface. The memory transactions include a memory write burst command having a first frame that includes a corresponding opcode positioned in one of a first command slot or a second command slot. The memory write burst command may also include a number of subsequent frames for conveying a data payload, as specified for example, by the opcode. The control unit may be configured to generate a number of concurrent sequential memory write operations to the memory in response to receiving the memory write burst command.Type: ApplicationFiled: June 6, 2013Publication date: December 12, 2013Inventors: Michael J. Miller, Michael J. Morrison, Jay B. Patel
-
Patent number: 8527676Abstract: A system for increasing the efficiency of data transfer through a serializer-deserializer (SerDes) link, and for reducing data latency caused by differences between arrival times of the data on the SerDes link and the system clock with which the device operates.Type: GrantFiled: May 9, 2012Date of Patent: September 3, 2013Assignee: MoSys, Inc.Inventors: Michael J. Morrison, Jay B. Patel, Philip A. Ferolito, Michael J. Miller