Patents by Inventor Jeffrey D. Harper
Jeffrey D. Harper has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9760668Abstract: A user specified high level design selects a plurality of IP cores for placement in a customized system on a chip. A single integrated service automatically performs each of a design integration phase, specification phase, and verification phase for the user specified high level design to generate an integration file specifying stitching between a plurality of pins of each of the plurality of IP cores, a specification file specifying one or more characteristics of the customized system on a chip based on the user specified high level design, and a verification testbench for verification of the user specified high level design.Type: GrantFiled: March 9, 2017Date of Patent: September 12, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey D. Harper, Kalpesh Hira, Giang Nguyen, Bill N. On, James M. Rakes
-
Publication number: 20170177780Abstract: A user specified high level design selects a plurality of IP cores for placement in a customized system on a chip. A single integrated service automatically performs each of a design integration phase, specification phase, and verification phase for the user specified high level design to generate an integration file specifying stitching between a plurality of pins of each of the plurality of IP cores, a specification file specifying one or more characteristics of the customized system on a chip based on the user specified high level design, and a verification testbench for verification of the user specified high level design.Type: ApplicationFiled: March 9, 2017Publication date: June 22, 2017Inventors: JEFFREY D. HARPER, KALPESH HIRA, GIANG NGUYEN, BILL N. ON, JAMES M. RAKES
-
Patent number: 9684752Abstract: A user specified high level design selects a plurality of IP cores for placement in a customized system on a chip. A single integrated service automatically performs each of a design integration phase, specification phase, and verification phase for the user specified high level design to generate an integration file specifying stitching between a plurality of pins of each of the plurality of IP cores, a specification file specifying one or more characteristics of the customized system on a chip based on the user specified high level design, and a verification testbench for verification of the user specified high level design.Type: GrantFiled: January 10, 2017Date of Patent: June 20, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey D. Harper, Kalpesh Hira, Giang Nguyen, Bill N. On, James M. Rakes
-
Publication number: 20170116355Abstract: A user specified high level design selects a plurality of IP cores for placement in a customized system on a chip. A single integrated service automatically performs each of a design integration phase, specification phase, and verification phase for the user specified high level design to generate an integration file specifying stitching between a plurality of pins of each of the plurality of IP cores, a specification file specifying one or more characteristics of the customized system on a chip based on the user specified high level design, and a verification testbench for verification of the user specified high level design.Type: ApplicationFiled: January 10, 2017Publication date: April 27, 2017Inventors: JEFFREY D. HARPER, KALPESH HIRA, GIANG NGUYEN, BILL N. ON, JAMES M. RAKES
-
Patent number: 9589089Abstract: A user specified high level design selects a plurality of IP cores for placement in a customized system on a chip. A single integrated service automatically performs each of a design integration phase, specification phase, and verification phase for the user specified high level design to generate an integration file specifying stitching between a plurality of pins of each of the plurality of IP cores, a specification file specifying one or more characteristics of the customized system on a chip based on the user specified high level design, and a verification testbench for verification of the user specified high level design.Type: GrantFiled: August 16, 2016Date of Patent: March 7, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey D. Harper, Kalpesh Hira, Giang Nguyen, Bill N. On, James M. Rakes
-
Publication number: 20160364506Abstract: A user specified high level design selects a plurality of IP cores for placement in a customized system on a chip. A single integrated service automatically performs each of a design integration phase, specification phase, and verification phase for the user specified high level design to generate an integration file specifying stitching between a plurality of pins of each of the plurality of IP cores, a specification file specifying one or more characteristics of the customized system on a chip based on the user specified high level design, and a verification testbench for verification of the user specified high level design.Type: ApplicationFiled: August 16, 2016Publication date: December 15, 2016Inventors: JEFFREY D. HARPER, KALPESH HIRA, GIANG NGUYEN, BILL N. ON, JAMES M. RAKES
-
Patent number: 9477807Abstract: A user specified high level design selects a plurality of IP cores for placement in a customized system on a chip. A single integrated service automatically performs each of a design integration phase, specification phase, and verification phase for the user specified high level design to generate an integration file specifying stitching between a plurality of pins of each of the plurality of IP cores, a specification file specifying one or more characteristics of the customized system on a chip based on the user specified high level design, and a verification testbench for verification of the user specified high level design.Type: GrantFiled: June 11, 2015Date of Patent: October 25, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey D. Harper, Kalpesh Hira, Giang Nguyen, Bill N. On, James M. Rakes
-
Patent number: 9152835Abstract: The invention relates to decoding utilizing image data. The image data can be received from a source. A processor can process the image data for decoding. Processing for decoding can be responsive to determined information. The format of a frame of image data may be recognized. The recognizing may include determining the source of the frame of image data. The recognizing may include determining a parameter associated with the frame of image data.Type: GrantFiled: January 6, 2014Date of Patent: October 6, 2015Assignee: Hand Held Products, Inc.Inventors: Timothy P. Meier, Robert C. Gardiner, Jeffrey D. Harper, John Izzo, Thomas J. Koziol, Andrew Longacre, Jr., John A. Pettinelli
-
Publication number: 20140103115Abstract: The invention relates to decoding utilizing image data. The image data can be received from a source. A processor can process the image data for decoding. Processing for decoding can be responsive to determined information. The format of a frame of image data may be recognized. The recognizing may include determining the source of the frame of image data. The recognizing may include determining a parameter associated with the frame of image data.Type: ApplicationFiled: January 6, 2014Publication date: April 17, 2014Applicant: Hand Held Products, Inc.Inventors: Timothy P. Meier, Robert C. Gardiner, Jeffrey D. Harper, John Izzo, Thomas J. Koziol, Andrew Longacre, JR., John A. Pettinelli
-
Publication number: 20120000981Abstract: The invention relates to decoding utilizing image data. The image data can be received from a source. A processor can process the image data for decoding. A processing for decoding can be responsive to determined information.Type: ApplicationFiled: September 12, 2011Publication date: January 5, 2012Applicant: HAND HELD PRODUCTS, INC.Inventors: Timothy P. Meier, Robert C. Gardiner, Jeffrey D. Harper, John Izzo, Thomas J. Koziol, Andrew Longacre, JR., John Pettinelli
-
Publication number: 20100187310Abstract: The invention relates to a microprocessor-based decoder board for an optical reader having in one embodiment a plurality of imaging modules that provide frames of image data having a plurality of formats. In one method for operating the decoder board of the invention, and a multiple imaging module reader comprising the decoder board, a frame of image data captured by a selected imaging module is decoded. The decoder board determines the format of the frame of image data from information about which of the plurality of imaging modules provided the frame of image data or from information about the frame of image data, activates as necessary a command to prepare the decoder board to decode the frame of image data according to the format provided by the imaging module, and performs the decoding.Type: ApplicationFiled: April 5, 2010Publication date: July 29, 2010Applicant: Hand Held Products, Inc.Inventors: Timothy P. Meier, Robert C. Gardiner, Jeffrey D. Harper, John Izzo, Thomas J. Koziol, Andrew Longacre, JR., John Pettinelli
-
Patent number: 7148923Abstract: A multi-dimensional imaging device and method for automated exposure control that implement two distinct modules to control the exposure and gain settings in the imager so that processing can occur in a multi-tasking single CPU environment. The first module, referred to herein as the imager control module, controls the exposure and gain settings in the imager. The first module is typically implemented in a high priority routine, such as an interrupt service routine, to insure that module is executed on every captured frame. The second module, referred to herein as the histogram processing module, calculates a target contrast (the product of the targeted exposure and gain settings) based on feedback data from the first module and image data from memory. The second module is typically implemented in a low priority routine, such as a task level routine, to allow for the routine to be executed systematically in accordance with priority.Type: GrantFiled: July 11, 2001Date of Patent: December 12, 2006Assignee: Hand Held Products, Inc.Inventors: Jeffrey D. Harper, Robert M. Hussey, Matthew W. Pankow, Timothy P. Meier
-
Patent number: 7086596Abstract: The invention relates to a microprocessor-based decoder board for an optical reader having in one embodiment a plurality of imaging modules that provide frames of image data having a plurality of formats. In one method for operating the decoder board of the invention, and a multiple imaging module reader comprising the decoder board, a frame of image data captured by a selected imaging module is decoded. The decoder board determines the format of the frame of image data from information about which of the plurality of imaging modules provided the frame of image data or from information about the frame of image data, activates as necessary a command to prepare the decoder board to decode the frame of image data according to the format provided by the imaging module, and performs the decoding.Type: GrantFiled: January 9, 2003Date of Patent: August 8, 2006Assignee: Hand Held Products, Inc.Inventors: Timothy P. Meier, Robert C. Gardiner, Jeffrey D. Harper, John Izzo, Thomas J. Koziol, Andrew Longacre, Jr., John Pettinelli
-
Patent number: 6947612Abstract: An improved method and device for capturing image data benefits from having a single central processor execute the operating system, and the image capture, decode and processing programs. A method for capturing of image data comprises transmitting image data from an imager, assembling the image data, assigning a memory address to the assembled image data and transferring the assembled image data into system memory. This method is capable of central processing whereby the capturing of image data is executed via the main processor without having to invoke a dedicated processor or incorporate external components, such as additional PCBs, external digital signal processing or external data storage. Additionally, an imaging device comprises an image builder module that receives image data from the imager bus and assembles the data, and a transfer controller that initiates the image builder module and controls the transfer of image data into and out of memory.Type: GrantFiled: August 17, 2001Date of Patent: September 20, 2005Assignee: Hand Held Products, Inc.Inventors: Gil W. Helms, Brian R. Dobeck, Jeffrey D. Harper
-
Publication number: 20040134989Abstract: The invention is a microprocessor-based decoder board for an optical reader having a plurality of imaging modules that provide frames of image data having a plurality of formats. In one method for operating the decoder board of the invention, and a multiple imaging module reader comprising the decoder board, a frame of image data captured by a selected imaging module is decoded. The decoder board determines the format of the frame of image data from information about which of the plurality of imaging modules provided the frame of image data or from information about the frame of image data, activates as necessary a command to prepare the decoder board to decode the frame of image data according to the format provided by the imaging module, and performs the decoding.Type: ApplicationFiled: January 9, 2003Publication date: July 15, 2004Applicant: Hand Held Products, Inc.Inventors: Timothy P. Meier, Robert C. Gardiner, Jeffrey D. Harper, John Izzo, Thomas J. Koziol, Andrew Longacre, John Pettinelli
-
Publication number: 20030222144Abstract: The invention is a method of manufacturing a microprocessor-based decoder board for an optical reader having a plurality of imaging modules that provide frames of image data having a plurality of formats. In one method for operating the decoder board of the invention, and a multiple imaging module reader comprising the decoder board, a frame of image data captured by a selected imaging module is decoded. The decoder board determines the format of the frame of image data from information about which of the plurality of imaging modules provided the frame of image data or from information about the frame of image data, activates as necessary a command to prepare the decoder board to decode the frame of image data according to the format provided by the imaging module, and performs the decoding.Type: ApplicationFiled: January 9, 2003Publication date: December 4, 2003Applicant: Hand Held Products, Inc.Inventors: Timothy P. Meier, Robert C. Gardiner, Jeffrey D. Harper, John Izzo, Thomas J. Koziol, Andrew Longacre,, John Pettinelli
-
Publication number: 20020039099Abstract: An imaging device and a method for implementing simultaneous image capture and image display update in an imaging device are provided. The imaging device of the present invention implements first and second image capture buffers within a memory module such that a first buffer captures image data from the imager while the second buffer displays the image on the imaging device display. A method for simultaneous image capture and image display update comprises capturing first-in-time image data to a first image capture buffer that is in communication with an imager, capturing second-in-time image data to a second image capture buffer that is in communication with an imager and displaying the first-in-time image data on a display while the image device captures the second-in time image data to the second image capture buffer.Type: ApplicationFiled: September 28, 2001Publication date: April 4, 2002Applicant: Hand Held Products, Inc.Inventor: Jeffrey D. Harper
-
Publication number: 20020039137Abstract: A multi-dimensional imaging device and method for automated exposure control that implement two distinct modules to control the exposure and gain settings in the imager so that processing can occur in a mult-tasking single CPU environment. The first module, referred to herein as the imager control module, controls the exposure and gain settings in the imager. The first module is typically implemented in a high priority routine, such as an interrupt service routine, to insure that module is executed on every captured frame. The second module, referred to herein as the histogram processing module, calculates a target contrast (the prduct of the targeted exposure and gain settings) based on feedback data from the first module and image data from memory. The second module is typically implemented in a low priority routine, such as a task level routine, to allow for the routine to be executed systematically in accordance with priority.Type: ApplicationFiled: July 11, 2001Publication date: April 4, 2002Inventors: Jeffrey D. Harper, Robert M. Hussey, Matthew W. Pankow, Timothy P. Meier
-
Publication number: 20020039457Abstract: An improved method and device for capturing image data benefits from having a single central processor execute the operating system, and the image capture, decode and processing programs. A method for capturing of image data comprises transmitting image data from an imager, assembling the image data, assigning a memory address to the assembled image data and transferring the assembled image data into system memory. This method is capable of central processing whereby the capturing of image data is executed via the main processor without having to invoke a dedicated processor or incorporate external components, such as additional PCBs, external digital signal processing or external data storage. Additionally, an imaging device comprises an image builder module that receives image data from the imager bus and assembles the data, and a transfer controller that initiates the image builder module and controls the transfer of image data into and out of memory.Type: ApplicationFiled: August 17, 2001Publication date: April 4, 2002Applicant: Hand Held Products, Inc.Inventors: Gil W. Helms, Brian R. Dobeck, Jeffrey D. Harper
-
Patent number: 5530887Abstract: Data processing apparatus performs automatic hardware device identification and system setup in computer systems that have a Programmable Option Select (POS) feature, where the system includes multi-card adapters (adapters with attached daughter card(s)), and/or multi-card planar complexes (system boards with pluggable processor complexes and/or I/O risers). In particular, the apparatus uniquely identifies the aforementioned multi-card devices utilizing unique "combination type" POS IDs, where a combination type POS ID is a POS ID specifically preassigned to a combination of cards rather than to a single type of card. According to the invention, the unique combination type POS ID is partitioned across the combination of cards (for example, hardwired into each card). When the cards are combined, the partitioned ID is synthesized and becomes available to the system.Type: GrantFiled: February 28, 1994Date of Patent: June 25, 1996Assignee: International Business Machines CorporationInventors: Jeffrey D. Harper, James C. Peterson, James D. Touchton, Wendel G. Voigt, Gregory M. Vrana