Patents by Inventor Jeffrey Munsil
Jeffrey Munsil has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11720690Abstract: A processing device of a memory sub-system is configured to receive, from a host system, host data to be stored at a memory sub-system in an encrypted form; determine that the host data exceeds a threshold size associated with an encryption operation; separate the host data into a plurality of segments based on the threshold size associated with the encryption operation; determine that a particular segment of the plurality of segments does not satisfy a size requirement of data associated with the encryption operation; modify the particular segment to satisfy the size requirement of data associated with the encryption operation; encrypt each of the plurality of segments based on the encryption operation; and store the encrypted plurality of segments at the memory sub-system.Type: GrantFiled: January 11, 2021Date of Patent: August 8, 2023Assignee: Micron Technology, Inc.Inventors: Jeffrey Munsil, Michael B. Danielson
-
Publication number: 20210133335Abstract: A processing device of a memory sub-system is configured to receive, from a host system, host data to be stored at a memory sub-system in an encrypted form; determine that the host data exceeds a threshold size associated with an encryption operation; separate the host data into a plurality of segments based on the threshold size associated with the encryption operation; determine that a particular segment of the plurality of segments does not satisfy a size requirement of data associated with the encryption operation; modify the particular segment to satisfy the size requirement of data associated with the encryption operation; encrypt each of the plurality of segments based on the encryption operation; and store the encrypted plurality of segments at the memory sub-system.Type: ApplicationFiled: January 11, 2021Publication date: May 6, 2021Inventors: Jeffrey Munsil, Michael B. Danielson
-
Patent number: 10909251Abstract: Host data can be received at a memory sub-system. A determination can be made that the host data exceeds a threshold size associated with an encryption operation. The host data can be separated into segments based on the threshold size associated with the encryption operation. Each of the segments can be encrypted based on the encryption operation. Furthermore, the encrypted segments can be stored at the memory sub-system.Type: GrantFiled: August 24, 2018Date of Patent: February 2, 2021Assignee: MICRON TECHNOLOGY, INC.Inventors: Jeffrey Munsil, Michael Danielson
-
Patent number: 10783119Abstract: A method includes compressing input data to form compressed data and comparing a size of the compressed data to a maximum allowed size determined from a fixed sector size for a lower tier of the multi-tier storage system and a minimum pad length for a pad that is stored in the same sector as the compressed data when the compressed data is migrated to the lower tier. When the size of the compressed data is greater than the maximum allowed size, the input data is stored instead of the compressed data in an upper tier of the multi-tier storage system.Type: GrantFiled: August 8, 2017Date of Patent: September 22, 2020Assignee: SEAGATE TECHNOLOGY LLCInventors: Jackson Ellis, Jeffrey Munsil, Carl Forhan
-
Patent number: 10754555Abstract: Method and apparatus for managing data in a memory, such as a flash memory. A memory module has a non-volatile memory (NVM) and a memory module electronics (MME) circuit configured to program data to and read data from solid-state non-volatile memory cells of the NVM. A map structure associates logical addresses of user data blocks with physical addresses in the NVM at which the user data blocks are stored. A controller circuit arranges the user data blocks into map units (MUs), and directs the MME circuit to write the MUs to a selected page of the NVM. The controller circuit updates the map structure to list only a single occurrence of a physical address for all of the MUs written to the selected page. The map structure is further updated to list an MU offset and an MU length for each of the MUs written to the selected page.Type: GrantFiled: November 27, 2018Date of Patent: August 25, 2020Assignee: Seagate Technology LLCInventors: Timothy Canepa, Jeffrey Munsil, Jackson Ellis, Mark Ish
-
Publication number: 20200065500Abstract: Host data can be received at a memory sub-system. A determination can be made that the host data exceeds a threshold size associated with an encryption operation. The host data can be separated into segments based on the threshold size associated with the encryption operation. Each of the segments can be encrypted based on the encryption operation. Furthermore, the encrypted segments can be stored at the memory sub-system.Type: ApplicationFiled: August 24, 2018Publication date: February 27, 2020Inventors: Jeffrey Munsil, Michael Danielson
-
Patent number: 10275361Abstract: Apparatus and method for managing namespaces in a Non-Volatile Memory Express (NVMe) controller environment. A non-volatile memory (NVM) is arranged to store map units (MUs) as addressable data blocks in one or more namespaces. A forward map has a sequence of map unit address (MUA) entries that correlate each of the MUs with the physical locations in the NVM. The MUA entries are grouped into immediately adjacent, contiguous ranges for each of the namespaces. A base MUA array identifies the address, within the forward map, of the beginning MUA entry for each namespace. A new namespace may be added by appending a new range of the MUA entries to the forward map immediate following the last MUA entry, and by adding a new entry to the base MUA array to identify the address, within the forward map, of the beginning MUA entry for the new namespace.Type: GrantFiled: May 31, 2017Date of Patent: April 30, 2019Assignee: Seagate Technology LLCInventors: Mark Ish, Steven S. Williams, Jeffrey Munsil
-
Patent number: 10248330Abstract: A data storage device with one or more buffers can employ buffer tenure management with at least a data storage device having a first buffer, a second buffer, a buffer manager, and a non-volatile memory. The first buffer can be located on-chip while the second buffer is located off-chip. The first buffer may be filled with data having a tenure of less than a predetermined tenure threshold as directed by the buffer manager.Type: GrantFiled: May 30, 2017Date of Patent: April 2, 2019Assignee: Seagate Technology LLCInventors: Jackson Ellis, Jeffrey Munsil, Timothy Canepa, Stephen Hanna
-
Publication number: 20190095341Abstract: Method and apparatus for managing data in a memory, such as a flash memory. A memory module has a non-volatile memory (NVM) and a memory module electronics (MME) circuit configured to program data to and read data from solid-state non-volatile memory cells of the NVM. A map structure associates logical addresses of user data blocks with physical addresses in the NVM at which the user data blocks are stored. A controller circuit arranges the user data blocks into map units (MUs), and directs the MME circuit to write the MUs to a selected page of the NVM. The controller circuit updates the map structure to list only a single occurrence of a physical address for all of the MUs written to the selected page. The map structure is further updated to list an MU offset and an MU length for each of the MUs written to the selected page.Type: ApplicationFiled: November 27, 2018Publication date: March 28, 2019Inventors: Timothy Canepa, Jeffrey Munsil, Jackson Ellis, Mark Ish
-
Publication number: 20190050417Abstract: A method includes compressing input data to form compressed data and comparing a size of the compressed data to a maximum allowed size determined from a fixed sector size for a lower tier of the multi-tier storage system and a minimum pad length for a pad that is stored in the same sector as the compressed data when the compressed data is migrated to the lower tier. When the size of the compressed data is greater than the maximum allowed size, the input data is stored instead of the compressed data in an upper tier of the multi-tier storage system.Type: ApplicationFiled: August 8, 2017Publication date: February 14, 2019Inventors: Jackson Ellis, Jeffrey Munsil, Carl Forhan
-
Publication number: 20180349035Abstract: A data storage device with one or more buffers can employ buffer tenure management with at least a data storage device having a first buffer, a second buffer, a buffer manager, and a non-volatile memory. The first buffer can be located on-chip while the second buffer is located off-chip. The first buffer may be filled with data having a tenure of less than a predetermined tenure threshold as directed by the buffer manager.Type: ApplicationFiled: May 30, 2017Publication date: December 6, 2018Inventors: Jackson Ellis, Jeffrey Munsil, Timothy Canepa, Stephen Hanna
-
Publication number: 20180349036Abstract: A data storage device can be configured with a data map that has one or more custom map attributes. A non-volatile memory of the data storage device may store data organized into a data map by a mapping module. The data map consisting of at least a data address translation and a custom attribute pertaining to an operational parameter of the data map with the custom attribute generated and maintained by the mapping module.Type: ApplicationFiled: June 1, 2017Publication date: December 6, 2018Inventors: Jackson Ellis, Jeffrey Munsil
-
Publication number: 20180349285Abstract: Apparatus and method for managing namespaces in a Non-Volatile Memory Express (NVMe) controller environment. A non-volatile memory (NVM) is arranged to store map units (MUs) as addressable data blocks in one or more namespaces. A forward map has a sequence of map unit address (MUA) entries that correlate each of the MUs with the physical locations in the NVM. The MUA entries are grouped into immediately adjacent, contiguous ranges for each of the namespaces. A base MUA array identifies the address, within the forward map, of the beginning MUA entry for each namespace. A new namespace may be added by appending a new range of the MUA entries to the forward map immediate following the last MUA entry, and by adding a new entry to the base MUA array to identify the address, within the forward map, of the beginning MUA entry for the new namespace.Type: ApplicationFiled: May 31, 2017Publication date: December 6, 2018Inventors: Mark Ish, Steven S. Williams, Jeffrey Munsil
-
Publication number: 20180341594Abstract: Method and apparatus for managing data in a memory, such as a flash memory. A memory module has a non-volatile memory (NVM) and a memory module electronics (MME) circuit configured to program data to and read data from solid-state non-volatile memory cells of the NVM. A map structure associates logical addresses of user data blocks with physical addresses in the NVM at which the user data blocks are stored. A controller circuit arranges the user data blocks into map units (MUs), and directs the MME circuit to write the MUs to a selected page of the NVM. The controller circuit updates the map structure to list only a single occurrence of a physical address for all of the MUs written to the selected page. The map structure is further updated to list an MU offset and an MU length for each of the MUs written to the selected page.Type: ApplicationFiled: May 26, 2017Publication date: November 29, 2018Inventors: Timothy Canepa, Jeffrey Munsil, Jackson Ellis, Mark Ish
-
Patent number: 10140215Abstract: Method and apparatus for managing data in a memory, such as a flash memory. A memory module has a non-volatile memory (NVM) and a memory module electronics (MME) circuit configured to program data to and read data from solid-state non-volatile memory cells of the NVM. A map structure associates logical addresses of user data blocks with physical addresses in the NVM at which the user data blocks are stored. A controller circuit arranges the user data blocks into map units (MUs), and directs the MME circuit to write the MUs to a selected page of the NVM. The controller circuit updates the map structure to list only a single occurrence of a physical address for all of the MUs written to the selected page. The map structure is further updated to list an MU offset and an MU length for each of the MUs written to the selected page.Type: GrantFiled: May 26, 2017Date of Patent: November 27, 2018Inventors: Timothy Canepa, Jeffrey Munsil, Jackson Ellis, Mark Ish
-
Patent number: 10126964Abstract: Apparatus and method for managing map data in a data storage device. A programmable processor issues a find command to locate and place a requested map page of a map structure into a first cache to service a received host command. A non-programmable hardware circuit searches a forward table to determine whether the requested map page is in a second cache, and if so, loads the map page to the first cache. If not, the hardware circuit requests the requested map page from a back end processor which retrieves the requested map page from a non-volatile memory (NVM), such as a flash memory array. The hardware circuit searches a reverse table and the first cache to select a candidate location in the second cache for the retrieved requested map page from the NVM, and directs the storage of a copy of the requested map page at the candidate location.Type: GrantFiled: May 25, 2017Date of Patent: November 13, 2018Assignee: Seagate Technology LLCInventors: Jeffrey Munsil, Jackson Ellis, Ryan J. Goss
-
Publication number: 20180275899Abstract: Apparatus and method for managing map data in a data storage device. A programmable processor issues a find command to locate and place a requested map page of a map structure into a first cache to service a received host command. A non-programmable hardware circuit searches a forward table to determine whether the requested map page is in a second cache, and if so, loads the map page to the first cache. If not, the hardware circuit requests the requested map page from a back end processor which retrieves the requested map page from a non-volatile memory (NVM), such as a flash memory array. The hardware circuit searches a reverse table and the first cache to select a candidate location in the second cache for the retrieved requested map page from the NVM, and directs the storage of a copy of the requested map page at the candidate location.Type: ApplicationFiled: May 25, 2017Publication date: September 27, 2018Inventors: Jeffrey Munsil, Jackson Ellis, Ryan J. Goss