Patents by Inventor Jeng-Hung Tsai
Jeng-Hung Tsai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11650114Abstract: A torque detection device includes a base, a load sensing member, a push member, a transmission module, and a drive module. The push member has a first extension wall and a second extension wall. The transmission module includes two adjustable transmission sets each including a torque transmission part. The torque transmission part respectively rests on the first extension wall and the second extension wall of the push member. The torque transmission part of the transmission module applies a force to push and press the push member reciprocatingly. The push member transmits the force of the torque transmission part to the load sensing member which cooperates with an electronic device to measure the maximum static friction torque of a detected workpiece.Type: GrantFiled: May 26, 2021Date of Patent: May 16, 2023Assignee: Shin Zu Shing Co., Ltd.Inventors: Shen-Ding Chen, Po-Jung Chen, Ching-Hsiang Hsu, Jeng-Hung Tsai, King-Ho Tsai
-
Publication number: 20220381632Abstract: A torque detection device includes a base, a load sensing member, a push member, a transmission module, and a drive module. The push member has a first extension wall and a second extension wall. The transmission module includes two adjustable transmission sets each including a torque transmission part. The torque transmission part respectively rests on the first extension wall and the second extension wall of the push member. The torque transmission part of the transmission module applies a force to push and press the push member reciprocatingly. The push member transmits the force of the torque transmission part to the load sensing member which cooperates with an electronic device to measure the maximum static friction torque of a detected workpiece.Type: ApplicationFiled: May 26, 2021Publication date: December 1, 2022Inventors: Shen-Ding Chen, Po-Jung Chen, Ching-Hsiang Hsu, Jeng-Hung Tsai, King-Ho Tsai
-
Publication number: 20190319455Abstract: A device for generating a duty cycle includes a converter, a corrector, and a control circuit. The converter is configured to generate a first output signal having a duty cycle to an output terminal according to an input signal. The corrector is coupled to the output terminal, and is configured to adjust the duty cycle of the first output signal according to a control signal. The converter is coupled in parallel with the corrector and between a first power source and a second power source. The control circuit is coupled to the output terminal, and is configured to generate the control signal according to the first output signal and a reference signal.Type: ApplicationFiled: June 26, 2019Publication date: October 17, 2019Inventors: Ting-Hsu CHIEN, Chih-Wen CHENG, Jeng-Hung TSAI
-
Patent number: 10389112Abstract: A device for generating a duty cycle includes a converter, a corrector, and a control circuit. The converter is configured to generate a first output signal having a duty cycle to an output terminal according to an input signal. The corrector is coupled to the output terminal, and is configured to adjust the duty cycle of the first output signal according to a control signal. The converter is coupled in parallel with the corrector and between a first power source and a second power source. The control circuit is coupled to the output terminal, and is configured to generate the control signal according to the first output signal and a reference signal.Type: GrantFiled: September 2, 2016Date of Patent: August 20, 2019Assignees: GLOBAL UNICHIP CORPORATION, TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Ting-Hsu Chien, Chih-Wen Cheng, Jeng-Hung Tsai
-
Publication number: 20170346282Abstract: A device for generating a duty cycle includes a converter, a corrector, and a control circuit. The converter is configured to generate a first output signal having a duty cycle to an output terminal according to an input signal. The corrector is coupled to the output terminal, and is configured to adjust the duty cycle of the first output signal according to a control signal. The converter is coupled in parallel with the corrector and between a first power source and a second power source. The control circuit is coupled to the output terminal, and is configured to generate the control signal according to the first output signal and a reference signal.Type: ApplicationFiled: September 2, 2016Publication date: November 30, 2017Inventors: Ting-Hsu CHIEN, Chih-Wen CHENG, Jeng-Hung TSAI
-
Publication number: 20170012610Abstract: A voltage mode transmitter is provided. The voltage mode transmitter includes a control unit and a resistor ladder circuit. The control unit receives a first signal and delays an inverse of the first signal for a time period to obtain a second signal. The resistor ladder circuit is configured to sum up products of the first signal or the second signal and a plurality of weights, thereby generating an output signal. The resistor ladder circuit includes an input terminal, multiple first resistors and a second resistor. The output terminal is configured to output the output signal. Each of the first resistors is coupled between the output terminal and the control unit and receives the first signal or the second signal. The resistances of the first resistors are 2R, 4R . . . and 2nR respectively, where R is a reference resistance. The resistance of the second resistor is 2nR.Type: ApplicationFiled: September 18, 2015Publication date: January 12, 2017Inventors: Ting-Hsu CHIEN, Chen-Yang PAN, Jeng-Hung TSAI
-
Patent number: 9525402Abstract: A voltage mode transmitter is provided. The voltage mode transmitter includes a control unit and a resistor ladder circuit. The control unit receives a first signal and delays an inverse of the first signal for a time period to obtain a second signal. The resistor ladder circuit is configured to sum up products of the first signal or the second signal and a plurality of weights, thereby generating an output signal. The resistor ladder circuit includes an input terminal, multiple first resistors and a second resistor. The output terminal is configured to output the output signal. Each of the first resistors is coupled between the output terminal and the control unit and receives the first signal or the second signal. The resistances of the first resistors are 2R, 4R . . . and 2nR respectively, where R is a reference resistance. The resistance of the second resistor is 2nR.Type: GrantFiled: September 18, 2015Date of Patent: December 20, 2016Assignees: GLOBAL UNICHIP CORPORATION, TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Ting-Hsu Chien, Chen-Yang Pan, Jeng-Hung Tsai
-
Patent number: 9461811Abstract: A clock and data recovery (CDR) circuit includes a phase detector, a phase interpolator, a finite state machine, and a divisor-controllable frequency divider. The phase detector compares an input data signal with a frequency dividing signal and generates a phase indication signal to indicate a phase difference between the input data signal and the frequency dividing signal. The phase interpolator performs phase interpolation on first and second clock signals received by the phase interpolator, so as to generate a phase interpolation signal. The finite state machine coupled to the phase detector and the phase interpolator generates the control signal based on the phase indication signal and the phase interpolation signal. The divisor-controllable frequency divider coupled to the phase detector and the phase interpolator divides the second frequency of the phase interpolation signal by a divisor so as to generate the frequency dividing signal. A CDR method is also provided.Type: GrantFiled: July 9, 2015Date of Patent: October 4, 2016Assignees: Global Unichip Corporation, Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ting-Hsu Chien, Jeng-Hung Tsai, Ming-Hsien Tsai
-
Patent number: 9350572Abstract: An apparatus is provided. A first adder generates a first superposed signal in response to a first feedback equalization signal and an input signal. A second adder generates a second superposed signal in response to a second feedback equalization signal and the first superposed signal. An edge slicer generates an edge signal by slicing the first superposed signal. A data slicer generates a data signal by slicing the second superposed signal. An error slicer generates an error signal by slicing the second superposed signal. A CDR circuit generates a first and second clock signal in response to the data signal and the edge signal. An adaptive filter generates the reference signal and equalizer coefficients in response to data signal and the error signal. An equalizing unit generates the first feedback equalization signal and the second feedback equalization signal in response to the data signal and the equalizer coefficients.Type: GrantFiled: November 6, 2015Date of Patent: May 24, 2016Assignees: GLOBAL UNICHIP CORPORATION, TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Wen-Juh Kang, Jeng-Hung Tsai, Chen-Yang Pan