Patents by Inventor Jenn-Gang Chern
Jenn-Gang Chern has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10153758Abstract: The embodiments of the present invention provide an apparatus of an efficient digital duty cycle adjuster and the method of operation thereof. The method includes: providing an input clock having an input clock duty cycle; inserting at least one programmable delay of a programmable delay line to the input clock, the input clock has a first delay inserted for a delayed rise edge, and a second delay inserted for a delayed fall edge, wherein the first delay, the second delay, or the combination thereof, includes the programmable delay; and adjusting an output clock duty cycle of an output clock by configuring the programmable delay, the output clock is generated by a selecting circuit, the selecting circuit includes a select signal, and the select signal is determined in accordance with the first delay and the second delay.Type: GrantFiled: April 7, 2017Date of Patent: December 11, 2018Assignee: SK Hynix Inc.Inventors: Chun-Ju Shen, Jenn-Gang Chern
-
Patent number: 9977453Abstract: An apparatus for temperature sensing may include: a bias generator suitable for generating a complementary-to-absolute-temperature (CTAT) bias voltage; a regulator suitable for regulating a bias voltage by using CTAT bias voltage and outputting a regulated bias voltage; and a ring oscillator suitable for receiving the regulated bias voltage and generating an oscillation signal based on the regulated bias voltage.Type: GrantFiled: April 29, 2016Date of Patent: May 22, 2018Assignee: SK Hynix Inc.Inventor: Jenn-Gang Chern
-
Patent number: 9804615Abstract: A voltage regulator, an active circuit, and a passive circuit is used. The active circuit is used to supply a reference signal as an input to the voltage regulator during a higher power mode. The passive circuit is used to supply a second reference signal as the input to the voltage regulator during a lower power mode, wherein the lower power mode consumes less power than the higher power mode.Type: GrantFiled: October 7, 2015Date of Patent: October 31, 2017Assignee: SK Hynix Memory Solutions Inc.Inventors: Jenn-Gang Chern, Mao-Ter Chen
-
Publication number: 20170310316Abstract: The embodiments of the present invention provide an apparatus of an efficient digital duty cycle adjuster and the method of operation thereof. The method includes: providing an input clock having an input clock duty cycle; inserting at least one programmable delay of a programmable delay line to the input clock, the input clock has a first delay inserted for a delayed rise edge, and a second delay inserted for a delayed fall edge, wherein the first delay, the second delay, or the combination thereof, includes the programmable delay; and adjusting an output clock duty cycle of an output clock by configuring the programmable delay, the output clock is generated by a selecting circuit, the selecting circuit includes a select signal, and the select signal is determined in accordance with the first delay and the second delay.Type: ApplicationFiled: April 7, 2017Publication date: October 26, 2017Inventors: Chun-Ju SHEN, Jenn-Gang CHERN
-
Patent number: 9710010Abstract: A start-up circuit for a bandgap reference circuit include an operational amplifier and a diode coupled to a second input terminal of the operational amplifier. The circuit includes a first current branch including a first transistor and a second transistor in series, for generating a first current in response to an output voltage at an output terminal of the operational amplifier and a second current branch including a third transistor and a fourth transistor in series, for generating a second current in response to the output voltage. The circuit further includes a resistor coupled in parallel to the fourth transistor, an inverter coupled to a connection node between the third and fourth transistors, for inverting a voltage at the connection node and generating an inversion voltage, and a fifth transistor for controlling a switching element flowing a reference current proportional to the voltage with the negative temperature coefficient in response to the inversion voltage.Type: GrantFiled: July 11, 2016Date of Patent: July 18, 2017Assignee: SK Hynix Memory Solutions Inc.Inventors: Chun-Ju Shen, Mao-Ter Chen, Jenn-Gang Chern
-
Patent number: 9660659Abstract: A bias generator may include: an operational amplifier, a resister string, and a control circuit. The operational amplifier includes a first input terminal suitable for receiving a bandgap reference voltage, a second input terminal with an offset voltage and an output terminal. The resister string includes at least one resister coupled between a ground terminal and the output terminal of the operational amplifier, suitable for generating bias voltages. The control circuit is coupled between the second input terminal and the resister string, swaps the offset voltage, and selectively provides the offset voltage and the swapped offset voltage to the second input terminal of the operational amplifier.Type: GrantFiled: May 13, 2016Date of Patent: May 23, 2017Assignee: SK hynix memory solutions Inc.Inventor: Jenn-Gang Chern
-
Patent number: 9660647Abstract: A calibration device for use in a memory system includes a bias circuit providing bias current, and a calibration unit generating a control signal for calibration. The bias circuit includes an internal resistor and measures a second bias current generated by mirroring a first bias current through the internal resistor, and adjusts the second bias current to generate the second bias current in a predetermined range as a third bias current. The calibration unit generates the control signal based on a comparison result between a reference voltage and a voltage generated based on the third bias current through an adjustable resistor.Type: GrantFiled: October 27, 2015Date of Patent: May 23, 2017Assignee: SK hynix memory solutions Inc.Inventors: Jenn-Gang Chern, Yukeun Sim
-
Patent number: 9653129Abstract: Apparatus for chip-to-chip communications may include a first driving unit and a second driving unit. The first driving unit may receive input data, generate a first output data based on the input data, and output the first output data. The second driving unit may receive the input data, generate a second output data with a pre-emphasis peak and output the second output data. The second output data may be generated by delaying and inverting the input data, and have a predetermined weight.Type: GrantFiled: December 17, 2015Date of Patent: May 16, 2017Assignee: SK Hynix Memory Solutions Inc.Inventors: Chun-Ju Shen, Jenn-Gang Chern, Zichuan Cheng, Huei-Ching You
-
Patent number: 9602111Abstract: An asynchronous digital logic is used to provide a pulse. A pulse train is filtered to determine an analog measurement based at least in part on the duty cycle of the pulse. The analog measurement is compared with a tunable reference associated with a programmable locked delay for the DLL. A digital code is sequenced based at least in part on the comparison. A digitally controlled delay line is programmed based at least in part on the digital code.Type: GrantFiled: August 31, 2015Date of Patent: March 21, 2017Assignee: SK hynix memory solutions Inc.Inventors: Chun-Ju Shen, Jenn-Gang Chern
-
Publication number: 20170012609Abstract: A start-up circuit for a bandgap reference circuit include an operational amplifier and a diode coupled to a second input terminal of the operational amplifier. The circuit includes a first current branch including a first transistor and a second transistor in series, for generating a first current in response to an output voltage at an output terminal of the operational amplifier and a second current branch including a third transistor and a fourth transistor in series, for generating a second current in response to the output voltage. The circuit further includes a resistor coupled in parallel to the fourth transistor, an inverter coupled to a connection node between the third and fourth transistors, for inverting a voltage at the connection node and generating an inversion voltage, and a fifth transistor for controlling a switching element flowing a reference current proportional to the voltage with the negative temperature coefficient in response to the inversion voltage.Type: ApplicationFiled: July 11, 2016Publication date: January 12, 2017Inventors: Chun-Ju SHEN, Mao-Ter CHEN, Jenn-Gang CHERN
-
Publication number: 20160336948Abstract: A bias generator may include: an operational amplifier, a resister string, and a control circuit. The operational amplifier includes a first input terminal suitable for receiving a bandgap reference voltage, a second input terminal with an offset voltage and an output terminal. The resister string includes at least one resister coupled between a ground terminal and the output terminal of the operational amplifier, suitable for generating bias voltages. The control circuit is coupled between the second input terminal and the resister string, swaps the offset voltage, and selectively provides the offset voltage and the swapped offset voltage to the second input terminal of the operational amplifier.Type: ApplicationFiled: May 13, 2016Publication date: November 17, 2016Inventor: Jenn-Gang CHERN
-
Publication number: 20160322976Abstract: An apparatus for temperature sensing may include: a bias generator suitable for generating a complementary-to-absolute-temperature (CTAT) bias voltage; a regulator suitable for regulating a bias voltage by using CTAT bias voltage and outputting a regulated bias voltage; and a ring oscillator suitable for receiving the regulated bias voltage and generating an oscillation signal based on the regulated bias voltage.Type: ApplicationFiled: April 29, 2016Publication date: November 3, 2016Inventor: Jenn-Gang CHERN
-
Publication number: 20160180897Abstract: Apparatus for chip-to-chip communications may include a first driving unit and a second driving unit. The first driving unit may receive input data, generate a first output data based on the input data, and output the first output data. The second driving unit may receive the input data, generate a second output data with a pre-emphasis peak and output the second output data. The second output data may be generated by delaying and inverting the input data, and have a predetermined weight.Type: ApplicationFiled: December 17, 2015Publication date: June 23, 2016Inventors: Chun-Ju SHEN, Jenn-Gang CHERN, Zichuan CHENG, Huei-Ching YOU
-
Publication number: 20160118984Abstract: A calibration device for use in a memory system includes a bias circuit providing bias current, and a calibration unit generating a control signal for calibration. The bias circuit includes an internal resistor and measures a second bias current generated by mirroring a first bias current through the internal resistor, and adjusts the second bias current to generate the second bias current in a predetermined range as a third bias current. The calibration unit generates the control signal based on a comparison result between a reference voltage and a voltage generated based on the third bias current through an adjustable resistor.Type: ApplicationFiled: October 27, 2015Publication date: April 28, 2016Inventors: Jenn-Gang Chern, Yukeun Sim
-
Publication number: 20160103459Abstract: A voltage regulator, an active circuit, and a passive circuit is used. The active circuit is used to supply a reference signal as an input to the voltage regulator during a higher power mode. The passive circuit is used to supply a second reference signal as the input to the voltage regulator during a lower power mode, wherein the lower power mode consumes less power than the higher power mode.Type: ApplicationFiled: October 7, 2015Publication date: April 14, 2016Inventors: Jenn-Gang Chern, Mao-Ter Chen
-
Patent number: 8400337Abstract: Offset is canceled by determining a voltage level to set a body input of a transistor to. The body input of the transistor is set to the determined voltage level to cancel offset associated with the transistor.Type: GrantFiled: January 10, 2011Date of Patent: March 19, 2013Assignee: Link—A—Media Devices CorporationInventors: Danfeng Xu, Jenn-Gang Chern
-
Patent number: 8350736Abstract: An offset compensation scheme using a digital-to-analog converter (DAC) is disclosed. In some embodiments, a DAC is coupled to a circuit having an undesired current or voltage offset and is configured to at least in part compensate for the undesired current or voltage offset. For example, in some embodiments, the DAC injects current or voltage into the circuit that shifts a current or voltage of the circuit by an amount equal or similar in magnitude but opposite in polarity to a shift in the current or voltage of the circuit caused by the undesired current or voltage offset.Type: GrantFiled: November 4, 2010Date of Patent: January 8, 2013Assignee: Link—A—Media Devices CorporationInventor: Jenn-Gang Chern
-
Publication number: 20110115659Abstract: An offset compensation scheme using a digital-to-analog converter (DAC) is disclosed. In some embodiments, a DAC is coupled to a circuit having an undesired current or voltage offset and is configured to at least in part compensate for the undesired current or voltage offset. For example, in some embodiments, the DAC injects current or voltage into the circuit that shifts a current or voltage of the circuit by an amount equal or similar in magnitude but opposite in polarity to a shift in the current or voltage of the circuit caused by the undesired current or voltage offset.Type: ApplicationFiled: November 4, 2010Publication date: May 19, 2011Applicant: LINK_A_MEDIA DEVICES CORPORATIONInventor: Jenn-Gang Chern
-
Patent number: 7852244Abstract: An offset compensation scheme using a digital-to-analog converter (DAC) is disclosed. In some embodiments, a DAC is coupled to a circuit having an undesired current or voltage offset and is configured to at least in part compensate for the undesired current or voltage offset. For example, in some embodiments, the DAC injects current or voltage into the circuit that shifts a current or voltage of the circuit by an amount equal or similar in magnitude but opposite in polarity to a shift in the current or voltage of the circuit caused by the undesired current or voltage offset.Type: GrantFiled: March 19, 2009Date of Patent: December 14, 2010Assignee: Link—A—Media Devices CorporationInventor: Jenn-Gang Chern
-
Publication number: 20100019943Abstract: An offset compensation scheme using a digital-to-analog converter (DAC) is disclosed. In some embodiments, a DAC is coupled to a circuit having an undesired current or voltage offset and is configured to at least in part compensate for the undesired current or voltage offset. For example, in some embodiments, the DAC injects current or voltage into the circuit that shifts a current or voltage of the circuit by an amount equal or similar in magnitude but opposite in polarity to a shift in the current or voltage of the circuit caused by the undesired current or voltage offset.Type: ApplicationFiled: March 19, 2009Publication date: January 28, 2010Inventor: Jenn-Gang Chern