Patents by Inventor Jesus Guinea
Jesus Guinea has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7154945Abstract: A method and an equalizer circuit equalize signals transmitted on a line having an attenuation. The equalizer circuit includes: an analogical adaptive filter applied in series with the line and includes plural transconductance filters each having a bias current. The adaptive filter has a pole and a zero each having a frequency position in the working band that is variable in response to the bias current. The equalizer circuit includes a retroaction circuit applied to the output of the filter and able to vary the bias current according to the varying of the attenuation of the line. The bias current of the transconductance filters has a prefixed value and is made to vary at the increasing of the attenuation so that the pole is moved toward high frequencies and the zero is moved toward low frequencies.Type: GrantFiled: May 10, 2001Date of Patent: December 26, 2006Assignee: STMicroelectronics S.r.l.Inventors: Jesus Guinea, Luciano Tomasini, Carlo Maria Milanese
-
Patent number: 7106822Abstract: A bidirectional synchronous interface for the reception of a first flow of digital data with a first coding from a communication channel, and for the transmission on the communication channel of a second flow of digital data with the first coding in synchrony with a local timing signal. The interface includes a synchronization circuit for synchronizing the interface with the first flow of digital data that includes a first circuit fed by the local timing signal to generate, starting from the local timing signal, a plurality of repetition timing signals delayed from one another by fractions of a period, and a second circuit means fed by the first flow of digital data and by the plurality of repetition timing signals suitable for determining, from the plurality of repetition timing signals, a pre-selected repetition timing signal substantially in synchrony with the first flow of digital data.Type: GrantFiled: August 3, 2000Date of Patent: September 12, 2006Assignee: STMicroelectronics S.r.l.Inventors: Jesus Guinea, Luciano Tomasini
-
Patent number: 7023943Abstract: A detector detects timing in a digital data flow with a bit-time equal to T. A first circuit generates four local timing signals each having periods substantially equal to the bit-time. Each of the four local timing signals are out of phase with one another by ¼ period. A second circuit samples the four local timing signals upon each transition of a first type for determining, based upon the sampling, whether two of the four local timing signals forming a pair of reference signals that are out of phase by ½ period are advanced or delayed relative to the timing of the data flow. The second circuit controls the first circuit for delaying or advancing the four local timing signals based upon the pair of reference signals.Type: GrantFiled: August 10, 2000Date of Patent: April 4, 2006Assignee: Stmicroelectronics S.r.l.Inventors: Jesus Guinea, Luciano Tomasini
-
Patent number: 7022668Abstract: Use of a glycoprotein produced by Pseudoalteromonas antartica and consisting of 14% carbohydrates and 86% protein in the preparation of pharmaceutical, veterinary and cosmetic compositions for topical or mucous application in the treatment and re-epithelialization of wounds and in the preparation of cosmetic compositions for treatment of skin, hair or nails.Type: GrantFiled: June 7, 2002Date of Patent: April 4, 2006Assignee: Lipotec S.A.Inventors: Antonio Parente Duena, Josep Garces Garces, Jesus Guinea Sanchez, Josep Maria Garcia Anton, Ricardo Casaroli Marano, Manuel Reina Del Pozo, Senen Vilaro Coma
-
Patent number: 6990122Abstract: A switching circuit is for switching an output thereof to one of a plurality of N input clock signals which are delayed relative to one another. The switching circuit includes at least one circuit responding to a control signal to enable the transmission, on an output signal, of a new signal of the plurality of input signals. The new signal is advanced or delayed relative to a current signal of the plurality of input signals which is currently transmitted on the output signal. The at least one circuit enables the transmission of the new signal before disabling the transmission of the current signal on the output signal. This substantially prevents the production of false signals during the switching of the output signal from one of the clock signals to another.Type: GrantFiled: February 15, 2001Date of Patent: January 24, 2006Assignee: STMicroelectronics S.r.l.Inventors: Jesus Guinea, Massimiliano Rutar, Luciano Tomasini
-
Publication number: 20040242466Abstract: Use of a glycoprotein produced by Pseudoalteromonas antartica and consisting of 14% carbohydrates and 86% protein in the preparation of pharmaceutical, veterinary and cosmetic compositions for topical or mucous application in the treatment and re-epithelialization of wounds and in the preparation of cosmetic compositions for treatment of sin, hair or nails.Type: ApplicationFiled: January 6, 2004Publication date: December 2, 2004Inventors: Antonio Parente Duena, Josep Garces Garces, Jesus Guinea Sanchez, Josep Maria Garcia Anton, Ricardo Casaroli Marano, Manuel Reina Del Pozo, Senen Villaro Coma
-
Patent number: 6801072Abstract: The present invention relates a circuit for generating a digital output signal (56) locked to a phase of an input signal (24), comprising a plurality of delay cells (42), a first register (31) containing a first value, a phase detector (26) and a control logic (25), which is characterized by comprising a plurality of flip-flop devices (37, . . . , 38), wherein storing said first value, a second register (30) containing a second value, a plurality of adder nodes (33) adapted to sum in each of said delay cells (42) said second value with the content of said selected flip-flop device (37, . . . , 38), being said delay cells (42) adapted to provide said digital output signal (56), said phase detector (26), receiving said input signal (24) and said digital output signal (56), adapted to detect the phase difference (27) between said input signal and said digital output signal (56), said control logic (25) adapted to control said first and second value in function of said phase difference (27). (FIG.Type: GrantFiled: June 27, 2002Date of Patent: October 5, 2004Assignee: STMicroelectronics s.r.l.Inventors: Jesus Guinea, Luciano Tomasini
-
Patent number: 6525602Abstract: An amplifier stage for a buffer with negative feedback includes an input stage having an input terminal, an output terminal, a first and a second supply terminal, a biasing branch, a first and a second balancing branch each comprising an active transistor for supplying, at the output terminal, a current depending on the current difference in the first and second balancing branches. The biasing branch and the first and second balancing branches are connected in parallel between the first and second supply terminals. The input terminal divides the biasing branch into two input branches having a constant-current generator. Each active transistor is connected to a corresponding current generator for receiving a control voltage correlated with a voltage at the terminals of the current generator.Type: GrantFiled: October 6, 2000Date of Patent: February 25, 2003Assignee: STMicroelectronics S.r.l.Inventors: Luciano Tomasini, Jesus Guinea
-
Publication number: 20030006815Abstract: The present invention relates a circuit for generating a digital output signal (56) locked to a phase of an input signal (24), comprising a plurality of delay cells (42), a first register (31) containing a first value, a phase detector (26) and a control logic (25), which is characterized by comprising a plurality of flip-flop devices (37, . . . , 38), wherein storing said first value, a second register (30) containing a second value, a plurality of adder nodes (33) adapted to sum in each of said delay cells (42) said second value with the content of said selected flip-flop device (37, . . . , 38), being said delay cells (42) adapted to provide said digital output signal (56), said phase detector (26), receiving said input signal (24) and said digital output signal (56), adapted to detect the phase difference (27) between said input signal and said digital output signal (56), said control logic (25) adapted to control said first and second value in function of said phase difference (27).Type: ApplicationFiled: June 27, 2002Publication date: January 9, 2003Inventors: Jesus Guinea, Luciano Tomasini
-
Patent number: 6492919Abstract: A circuit system suitable for codifying NRZ type binary signals into CMI type binary signals includes a plurality of bistable means, an EXOR type logical gate, a presynchronization device and a combinatory logic device capable of creating a CMI type binary signal by codifying with an identical circuit path the “1” bits and “0” bits, sequence of bit present in the NRZ type binary signals.Type: GrantFiled: January 17, 2001Date of Patent: December 10, 2002Assignee: STMicroelectronics S.R.L.Inventors: Jesus Guinea, Carlo Milanese
-
Patent number: 6448839Abstract: The difference between the Vgs voltages of first and second MOS transistors of an integrated circuit due to variations in the production process and/or to variations of other parameters is compensated by a compensation circuit. The compensation circuit includes third and fourth MOS transistors that are the same type as the first and second transistors. These transistors are all formed in the same integrated circuit. The compensation circuit includes a bias circuit for biasing the third and fourth transistors, and a measurement circuit for measuring the difference between the Vgs voltages of the third and fourth transistors. The compensation circuit further includes a current compensation circuit for generating a compensation current that is a function of the difference measured, and a modification circuit for modifying the biasing of the first and second MOS transistor using the compensation current.Type: GrantFiled: October 20, 2000Date of Patent: September 10, 2002Assignee: STMicroelectronics S.R.L.Inventors: Luciano Tomasini, Jesus Guinea
-
Patent number: 6414526Abstract: A delay-locked loop circuit (DLL) includes a delay line with a delay which can be varied in a controlled manner to delay a periodic input signal having a period T, and a control circuit for controlling the delay line to lock the delay to the period T. The delay line supplies to the control circuit a plurality of periodic signals each delayed relative to the periodic input signal by a respective fraction of the delay. The control circuit includes a sequence-detector circuit which can periodically detect in the delayed signals characteristic sequences of digital values indicative of the delay. The control circuit can bring about a reduction or an increase in the delay for locking to the period T based upon the detected types of characteristic sequences.Type: GrantFiled: October 17, 2000Date of Patent: July 2, 2002Assignee: STMicroelectronics S.r.l.Inventors: Jesus Guinea, Luciano Tomasini, Santo Maggio
-
Patent number: 6392471Abstract: The generator includes complementary MOS transistors interconnected in four circuit branches one of which contains a constant-current generator. Voltages picked up at various nodes of the circuit can be used as reference and/or biasing voltages of the integrated circuit, which account for the variability of the manufacturing parameters.Type: GrantFiled: January 19, 2001Date of Patent: May 21, 2002Assignee: STMicroelectronics S.r.l.Inventors: Luciano Tomasini, Jesus Guinea, Rinaldo Castello
-
Publication number: 20020057128Abstract: The generator includes complementary MOS transistors interconnected in four circuit branches one of which contains a constant-current generator. Voltages picked up at various nodes of the circuit can be used as reference and/or biasing voltages of the integrated circuit, which account for the variability of the manufacturing parameters.Type: ApplicationFiled: January 19, 2001Publication date: May 16, 2002Applicant: STMicroelectronics, S.r.l.Inventors: Luciano Tomasini, Jesus Guinea, Rinaldo Castello
-
Publication number: 20010040921Abstract: A method and an equalizer circuit equalize signals transmitted on a line having an attenuation. The equalizer circuit includes: an analogical adaptive filter applied in series with the line and includes plural transconductance filters having a bias current each and to which it is associated a pole and a zero the position in frequency of which in the working band is variable in response to the bias current; a retroaction circuit applied to the output of the filter able to vary the bias current; the bias current varying at the varying of said attenuation of said line; wherein the bias current of the transconductance filters has a prefixed value; the bias current is made to vary at the increasing of the attenuation so that the pole is moved toward high frequencies; and the bias current is made to vary at the increasing of the attenuation so that the zero is moved toward low frequencies.Type: ApplicationFiled: May 10, 2001Publication date: November 15, 2001Inventors: Jesus Guinea, Luciano Tomasini, Carlo Maria Milanese
-
Publication number: 20010040888Abstract: A switching circuit is for switching an output thereof to one of a plurality of N input clock signals which are delayed relative to one another. The switching circuit includes at least one circuit responding to a control signal to enable the transmission, on an output signal, of a new signal of the plurality of input signals. The new signal is advanced or delayed relative to a current signal of the plurality of input signals which is currently transmitted on the output signal. The at least one circuit enables the transmission of the new signal before disabling the transmission of the current signal on the output signal. This substantially prevents the production of false signals during the switching of the output signal from one of the clock signals to another.Type: ApplicationFiled: February 15, 2001Publication date: November 15, 2001Applicant: STMicroelectronics S.r.l.Inventors: Jesus Guinea, Massimiliano Rutar, Luciano Tomasini
-
Publication number: 20010030616Abstract: A circuit system suitable for codifying NRZ type binary signals into CMI type binary signals includes a plurality of bistable means, an EXOR type logical gate, a presynchronization device and a combinatory logic device capable of creating a CMI type binary signal by codifying with an identical circuit path the “1” bits and “0” bits, sequence of bit present in the NRZ type binary signals.Type: ApplicationFiled: January 17, 2001Publication date: October 18, 2001Inventors: Jesus Guinea, Carlo Milanese
-
Patent number: 5056054Abstract: A digital loop filter translates a multi-bit phase error input into a high resolution control signal utilizable as an advance-retard control for a multi-phase clock generator. The digital filter couples the multi-bit phase error input to the clock generator via a pulse density modulation (PDM) accumulator, providing multi-phase adjustment in a single sample clock cycle based on the overflow or underflow of the PDM accumulator. Variable PDM cycles are used to control loop filter bandwidth, permitting adjustable capture sequences. Thus, real proportional control of the multi-phase clock generator is limited only by the word size of the phase error input.Type: GrantFiled: May 2, 1990Date of Patent: October 8, 1991Assignee: National Semiconductor CorporationInventors: Hee Wong, Howard Wilson, Jesus Guinea
-
Patent number: 5018169Abstract: A digital controlled clock provides ultra fine resolution for a sampling clock signal for recovering data from a received signal, the phase jump of the sampling clock signal being determined the number of stages in a multiphase clock generator that generates a number of equally-spaced phase clock outputs based on a reference clock signal. Phase selection is performed through a very low overhead phase commutator in response to phase advance/retard inputs. A clock deglitcher matched to the stages of the ring oscillator eliminates spikes generated when the phase commutator switches.Type: GrantFiled: June 21, 1989Date of Patent: May 21, 1991Assignee: National Semiconductor CorporationInventors: Hee Wong, Jesus Guinea
-
Patent number: 4896335Abstract: A digital 2B1Q transmitter utilizes a dual modulator to generate a 2B1Q coded output by summing two binary modulated vectors in a 2:1 weighting ratio, allowing one modulating envelope generator to drive the dual modulator. The modulating envelope is coded in a 1-bit pulse density modulation (PDM) format, permitting the use of simple gating functions in performing the modulation function. The rising half of the transmit pulse is stored in the envelope generator, while the trailing half is derived from the rising half using the "1-x" function; this allows part of the summing functions to be reduced to OR gates.Type: GrantFiled: June 3, 1988Date of Patent: January 23, 1990Assignee: National Semiconductor CorporationInventors: Hee Wong, Jesus A. Guinea