Patents by Inventor Ji Hun Yi
Ji Hun Yi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240194649Abstract: Various aspects of this disclosure provide a semiconductor device and a method of manufacturing a semiconductor device. As a non-limiting example, various aspects of this disclosure provide a semiconductor device comprising a stacked die structure and a method of manufacturing thereof.Type: ApplicationFiled: December 15, 2023Publication date: June 13, 2024Inventors: Won Geol Lee, Won Chul Do, Ji Hun Yi
-
Patent number: 11996369Abstract: In one example, an electronic device, comprises a first substrate comprising a first conductive structure, a second substrate comprising a second conductive structure, wherein the first substrate is over the second substrate, a first electronic component between the first substrate and the second substrate, a vertical interconnect between the first substrate and the second substrate, wherein the vertical interconnect is coupled with the first conductive structure and the second conductive structure, and an encapsulant between the first substrate and the second substrate and covering the vertical interconnect. A vertical port on the first electronic component is exposed by an aperture of the first substrate. Other examples and related methods are also disclosed herein.Type: GrantFiled: October 25, 2022Date of Patent: May 28, 2024Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Myung Jea Choi, Gyu Wan Han, Gi Tae Lim, Dong Joo Park, Ji Hun Yi, Jin Young Khim
-
Patent number: 11990093Abstract: A display device includes pixels electrically connected to first scan lines, second scan lines, and emission lines, a first scan driver that applies first scan signals to the first scan lines, a second scan driver that applies second scan signals to the second scan lines, an emission control driver that applies emission signals to the emission lines, and a power supply that generates and outputs a first high voltage and a second high voltage. The second scan driver receives the first high voltage. The first scan driver and the emission control driver share the second high voltage.Type: GrantFiled: March 6, 2023Date of Patent: May 21, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Ji Su Na, Yang Wan Kim, Jung Hun Yi, Min Woo Byun
-
Publication number: 20240153882Abstract: In one example, a semiconductor device comprises a first substrate comprising a first conductive structure, a first body over the first conductive structure and comprising an inner sidewall defining a cavity in the first body, a first interface dielectric over the first body, and a first internal interconnect in the first body and the first interface dielectric, and coupled with the first conductive structure. The semiconductor device further comprises a second substrate over the first substrate and comprising a second interface dielectric, a second body over the second interface dielectric, and a second conductive structure over the second body and comprising a second internal interconnect in the second body and the second interface dielectric. An electronic component is in the cavity, and the second internal interconnect is coupled with the first internal interconnect. Other examples and related methods are also disclosed herein.Type: ApplicationFiled: January 18, 2024Publication date: May 9, 2024Applicant: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Jin Young Khim, Won Chul Do, Sang Hyoun Lee, Ji Hun Yi, Ji Yeon Ryu
-
Patent number: 11945744Abstract: Disclosed are a method and apparatus for reusing wastewater. The method for reusing wastewater disclosed herein includes: generating a mixed wastewater by mixing multiple types of wastewater (S20); performing a first purification by passing the mixed wastewater through a flocculation-sedimentation unit (S40); performing a second purification by passing an effluent of the flocculation-sedimentation unit through a membrane bioreactor (MBR) (S60); performing a third purification by passing an effluent of the MBR through a reverse-osmosis membrane unit (S80); and reusing an effluent of the reverse-osmosis membrane unit as cooling water or industrial water (S100).Type: GrantFiled: April 14, 2023Date of Patent: April 2, 2024Assignees: SAMSUNG ENGINEERING CO., LTD., SAMSUNG ELECTRONICS CO., LTDInventors: Seok Hwan Hong, Dae Soo Park, Seung Joon Chung, Yong Xun Jin, Jae Hyung Park, Jae Hoon Choi, Jae Dong Hwang, Jong Keun Yi, Su Hyoung Cho, Kyu Won Hwang, June Yurl Hur, Je Hun Kim, Ji Won Chun
-
Patent number: 11881458Abstract: In one example, a semiconductor device comprises a first substrate comprising a first conductive structure, a first body over the first conductive structure and comprising an inner sidewall defining a cavity in the first body, a first interface dielectric over the first body, and a first internal interconnect in the first body and the first interface dielectric, and coupled with the first conductive structure. The semiconductor device further comprises a second substrate over the first substrate and comprising a second interface dielectric, a second body over the second interface dielectric, and a second conductive structure over the second body and comprising a second internal interconnect in the second body and the second interface dielectric. An electronic component is in the cavity, and the second internal interconnect is coupled with the first internal interconnect. Other examples and related methods are also disclosed herein.Type: GrantFiled: January 12, 2023Date of Patent: January 23, 2024Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Jin Young Khim, Won Chul Do, Sang Hyoun Lee, Ji Hun Yi, Ji Yeon Ryu
-
Patent number: 11848310Abstract: Various aspects of this disclosure provide a semiconductor device and a method of manufacturing a semiconductor device. As a non-limiting example, various aspects of this disclosure provide a semiconductor device comprising a stacked die structure and a method of manufacturing thereof.Type: GrantFiled: August 2, 2021Date of Patent: December 19, 2023Assignee: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD.Inventors: Won Geol Lee, Won Chul Do, Ji Hun Yi
-
Publication number: 20230326874Abstract: An electronic device includes a substrate comprising outward terminals. An electronic component is connected to the outward terminals. External interconnects are connected to the outward terminals and include a first external interconnect connected to a first outward terminal. A lower shield is adjacent to the substrate bottom side and is laterally between the external interconnects. The lower shield is electrically isolated from the first external interconnect by one or more of 1) a dielectric buffer interposed between the lower shield and the first external interconnect; or 2) the lower shield including a first part and a second part, the first part being laterally separated from the second part by a first gap, wherein the first part laterally surrounds lateral sides of the first external interconnect; and the second part is vertically interposed between the first outward terminal and the first external interconnect.Type: ApplicationFiled: June 16, 2023Publication date: October 12, 2023Applicant: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Min Won PARK, Tae Yong LEE, Ji Hun YI, Cheol Ho LEE
-
Publication number: 20230282532Abstract: In one example, a semiconductor device includes a substrate comprising a conductive structure including internal terminals over a substrate first side and external terminals over a substrate second side coupled to the internal terminals. An electronic component includes an electronic component first side, an electronic component second side opposite to the electronic component first side, and an electronic component lateral side connecting the electronic component first side to the electronic component second side. The electronic component second side is coupled to one or more of the internal terminals. A guide structure is over the substrate first side and can include an inner portion that is laterally inward from the electronic component lateral side and an outer portion that is laterally outward from the electronic component lateral side. An underfill is interposed between the electronic component second side and the substrate first side and is over the guide structure.Type: ApplicationFiled: May 12, 2023Publication date: September 7, 2023Applicant: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Wang Gu LEE, Gam Han YONG, Ju Hong SHIN, Ji Hun YI
-
Patent number: 11728280Abstract: In one example, an electronic device includes a substrate comprising a substrate top side, a substrate bottom side, and outward terminals. An electronic component is connected to the outward terminals. External interconnects are connected to the outward terminals and include a first external interconnect connected to a first outward terminal. A lower shield is adjacent to the substrate bottom side and is laterally between the external interconnects. The lower shield is electrically isolated from the first external interconnect by one or more of 1) a dielectric buffer interposed between the lower shield and the first external interconnect; or 2) the lower shield including a first part and a second part, the first part being laterally separated from the second part by a first gap, wherein the first part laterally surrounds lateral sides of the first external interconnect; and the second part is vertically interposed between the first outward terminal and the first external interconnect.Type: GrantFiled: January 15, 2021Date of Patent: August 15, 2023Assignee: Amkor Technology Singapore Holding Pte. Lid.Inventors: Min Won Park, Tae Yong Lee, Ji Hun Yi, Cheol Ho Lee
-
Patent number: 11715699Abstract: In one example, a semiconductor device, comprises a first redistribution layer (RDL) substrate comprising a first dielectric structure and a first conductive structure through the first dielectric structure and comprising one or more first conductive redistribution layers, an electronic component over the first RDL substrate, wherein the electronic component is coupled with the first conductive structure, a body over a top side of the first RDL substrate, wherein the electronic component is in the body, a second RDL substrate comprising a second dielectric structure over the body, and a second conductive structure through the second dielectric structure and comprising one or more second conductive redistribution layers, and an internal interconnect coupled between the first conductive structure and the second conductive structure. Other examples and related methods are also disclosed herein.Type: GrantFiled: March 17, 2020Date of Patent: August 1, 2023Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Jin Young Khim, Won Chul Do, Sang Hyoun Lee, Ji Hun Yi, Ji Yeon Ryu
-
Patent number: 11688657Abstract: In one example, a semiconductor device includes a substrate having a substrate first side, a substrate second side opposite to the substrate first side, and a conductive structure including internal terminals over the substrate first side; and external terminals over the substrate second side and coupled to the internal terminals. An electronic component includes an electronic component first side, an electronic component second side opposite to the electronic component first side, and an electronic component lateral side connecting the electronic component first side to the electronic component second side. The electronic component second side is coupled to one or more of the internal terminals. A guide structure is over the substrate first side and can include an inner portion that is laterally inward from the electronic component lateral side and an outer portion that is laterally outward from the electronic component lateral side.Type: GrantFiled: February 10, 2021Date of Patent: June 27, 2023Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Wang Gu Lee, Gam Han Yong, Ju Hong Shin, Ji Hun Yi
-
Patent number: 11658126Abstract: In one example, a semiconductor device, comprises a first redistribution layer (RDL) substrate comprising a first dielectric structure and a first conductive structure through the first dielectric structure and comprising one or more first conductive redistribution layers, an electronic component over the first RDL substrate, wherein the electronic component is coupled with the first conductive structure, a body over a top side of the first RDL substrate, wherein the electronic component is in the body, a second RDL substrate comprising a second dielectric structure over the body, and a second conductive structure through the second dielectric structure and comprising one or more second conductive redistribution layers, and an internal interconnect coupled between the first conductive structure and the second conductive structure. Other examples and related methods are also disclosed herein.Type: GrantFiled: March 17, 2020Date of Patent: May 23, 2023Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Jin Young Khim, Won Chul Do, Sang Hyoun Lee, Ji Hun Yi, Ji Yeon Ryu
-
Publication number: 20230154858Abstract: In one example, a semiconductor device comprises a first substrate comprising a first conductive structure, a first body over the first conductive structure and comprising an inner sidewall defining a cavity in the first body, a first interface dielectric over the first body, and a first internal interconnect in the first body and the first interface dielectric, and coupled with the first conductive structure. The semiconductor device further comprises a second substrate over the first substrate and comprising a second interface dielectric, a second body over the second interface dielectric, and a second conductive structure over the second body and comprising a second internal interconnect in the second body and the second interface dielectric. An electronic component is in the cavity, and the second internal interconnect is coupled with the first internal interconnect. Other examples and related methods are also disclosed herein.Type: ApplicationFiled: January 12, 2023Publication date: May 18, 2023Applicant: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Jin Young Khim, Won Chul Do, Sang Hyoun Lee, Ji Hun Yi, Ji Yeon Ryu
-
Publication number: 20230110213Abstract: In one example, an electronic device, comprises a first substrate comprising a first conductive structure, a second substrate comprising a second conductive structure, wherein the first substrate is over the second substrate, a first electronic component between the first substrate and the second substrate, a vertical interconnect between the first substrate and the second substrate, wherein the vertical interconnect is coupled with the first conductive structure and the second conductive structure, and an encapsulant between the first substrate and the second substrate and covering the vertical interconnect. A vertical port on the first electronic component is exposed by an aperture of the first substrate. Other examples and related methods are also disclosed herein.Type: ApplicationFiled: October 25, 2022Publication date: April 13, 2023Applicant: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Myung Jea Choi, Gyu Wan Han, Gi Tae Lim, Dong Joo Park, Ji Hun Yi, Jin Young Khim
-
Patent number: 11562964Abstract: In one example, a semiconductor device comprises a first substrate comprising a first conductive structure, a first body over the first conductive structure and comprising an inner sidewall defining a cavity in the first body, a first interface dielectric over the first body, and a first internal interconnect in the first body and the first interface dielectric, and coupled with the first conductive structure. The semiconductor device further comprises a second substrate over the first substrate and comprising a second interface dielectric, a second body over the second interface dielectric, and a second conductive structure over the second body and comprising a second internal interconnect in the second body and the second interface dielectric. An electronic component is in the cavity, and the second internal interconnect is coupled with the first internal interconnect. Other examples and related methods are also disclosed herein.Type: GrantFiled: June 30, 2020Date of Patent: January 24, 2023Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Jin Young Khim, Won Chul Do, Sang Hyoun Lee, Ji Hun Yi, Ji Yeon Ryu
-
Patent number: 11482496Abstract: In one example, an electronic device, comprises a first substrate comprising a first conductive structure, a second substrate comprising a second conductive structure, wherein the first substrate is over the second substrate, a first electronic component between the first substrate and the second substrate, a vertical interconnect between the first substrate and the second substrate, wherein the vertical interconnect is coupled with the first conductive structure and the second conductive structure, and an encapsulant between the first substrate and the second substrate and covering the vertical interconnect. A vertical port on the first electronic component is exposed by an aperture of the first substrate. Other examples and related methods are also disclosed herein.Type: GrantFiled: October 16, 2020Date of Patent: October 25, 2022Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Myung Jea Choi, Gyu Wan Han, Gi Tae Lim, Dong Joo Park, Ji Hun Yi, Jin Young Khim
-
Publication number: 20220254694Abstract: In one example, a semiconductor device includes a substrate having a substrate first side, a substrate second side opposite to the substrate first side, and a conductive structure including internal terminals over the substrate first side; and external terminals over the substrate second side and coupled to the internal terminals. An electronic component includes an electronic component first side, an electronic component second side opposite to the electronic component first side, and an electronic component lateral side connecting the electronic component first side to the electronic component second side. The electronic component second side is coupled to one or more of the internal terminals. A guide structure is over the substrate first side and can include an inner portion that is laterally inward from the electronic component lateral side and an outer portion that is laterally outward from the electronic component lateral side.Type: ApplicationFiled: February 10, 2021Publication date: August 11, 2022Applicant: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Wang Gu LEE, Gam Han YONG, Ju Hong SHIN, Ji Hun YI
-
Publication number: 20220230967Abstract: In one example, an electronic device includes a substrate comprising a substrate top side, a substrate bottom side, and outward terminals. An electronic component is connected to the outward terminals. External interconnects are connected to the outward terminals and include a first external interconnect connected to a first outward terminal. A lower shield is adjacent to the substrate bottom side and is laterally between the external interconnects. The lower shield is electrically isolated from the first external interconnect by one or more of 1) a dielectric buffer interposed between the lower shield and the first external interconnect; or 2) the lower shield including a first part and a second part, the first part being laterally separated from the second part by a first gap, wherein the first part laterally surrounds lateral sides of the first external interconnect; and the second part is vertically interposed between the first outward terminal and the first external interconnect.Type: ApplicationFiled: January 15, 2021Publication date: July 21, 2022Applicant: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Min Won PARK, Tae Yong LEE, Ji Hun YI, Cheol Ho LEE
-
Publication number: 20220122921Abstract: In one example, an electronic device, comprises a first substrate comprising a first conductive structure, a second substrate comprising a second conductive structure, wherein the first substrate is over the second substrate, a first electronic component between the first substrate and the second substrate, a vertical interconnect between the first substrate and the second substrate, wherein the vertical interconnect is coupled with the first conductive structure and the second conductive structure, and an encapsulant between the first substrate and the second substrate and covering the vertical interconnect. A vertical port on the first electronic component is exposed by an aperture of the first substrate. Other examples and related methods are also disclosed herein.Type: ApplicationFiled: October 16, 2020Publication date: April 21, 2022Applicant: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Myung Jea Choi, Gyu Wan Han, Gi Tae Lim, Dong Joo Park, Ji Hun Yi, Jin Young Khim