Patents by Inventor Jiang-Kai Zuo
Jiang-Kai Zuo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10297590Abstract: The present disclosure teaches a Field-Effect Transistor (FET) configured as a diode to provide ESD protection. The field-effect transistor has its gate, source, and body connected to a common power supply rail. A low-density doped drain region extends in a length direction beyond the gate sidewall spacers of the transistor to provide a lower leakage current than would otherwise be exhibited by the protection device.Type: GrantFiled: January 8, 2018Date of Patent: May 21, 2019Assignee: NXP USA, Inc.Inventors: Jean-Philippe Laine, Jiang-kai Zuo, Ronghua Zhu, Patrice Besse, Rouying Zhan
-
Patent number: 10217860Abstract: A device includes a semiconductor substrate, a doped isolation barrier disposed in the semiconductor substrate and defining a core device area within the doped isolation barrier, an isolation contact region disposed in the semiconductor substrate outside of the core device area and to which a voltage is applied during operation, and a depleted well region disposed in the semiconductor substrate outside of the core device area. The depleted well region electrically couples the isolation contact region and the doped isolation barrier such that the doped isolation barrier is biased at a voltage level lower than the voltage applied to the isolation contact region.Type: GrantFiled: September 11, 2015Date of Patent: February 26, 2019Assignee: NXP USA, Inc.Inventors: Hongning Yang, Daniel J. Blomberg, Xu Cheng, Xin Lin, Zhihong Zhang, Jiang-Kai Zuo
-
Patent number: 10186612Abstract: A device includes a semiconductor substrate, a doped isolation barrier disposed in the semiconductor substrate and defining a core device area within the doped isolation barrier, an isolation contact region disposed in the semiconductor substrate outside of the core device area and to which a voltage is applied during operation, and a depleted well region disposed in the semiconductor substrate outside of the core device area. The depleted well region electrically couples the isolation contact region and the doped isolation barrier such that the doped isolation barrier is biased at a voltage level lower than the voltage applied to the isolation contact region.Type: GrantFiled: September 11, 2015Date of Patent: January 22, 2019Assignee: NXP USA, Inc.Inventors: Hongning Yang, Daniel J. Blomberg, Xu Cheng, Xin Lin, Zhihong Zhang, Jiang-Kai Zuo
-
Patent number: 10177252Abstract: A device includes a semiconductor substrate, a doped isolation barrier disposed in the semiconductor substrate, a body region disposed in the semiconductor substrate within the doped isolation barrier and in which a channel is formed during operation, an isolation contact disposed at the semiconductor substrate and to which a voltage is applied during operation, and a plurality of reduced surface field (RESURF) layers disposed in the semiconductor substrate, the plurality of reduced surface field (RESURF) layers being arranged in a stack between the body region and the isolation contact.Type: GrantFiled: November 10, 2016Date of Patent: January 8, 2019Assignee: NXP USA, Inc.Inventors: Xin Lin, Hongning Yang, Ronghua Zhu, Jiang-Kai Zuo
-
Publication number: 20180130903Abstract: A device includes a semiconductor substrate, a doped isolation barrier disposed in the semiconductor substrate, a body region disposed in the semiconductor substrate within the doped isolation barrier and in which a channel is formed during operation, an isolation contact disposed at the semiconductor substrate and to which a voltage is applied during operation, and a plurality of reduced surface field (RESURF) layers disposed in the semiconductor substrate, the plurality of reduced surface field (RESURF) layers being arranged in a stack between the body region and the isolation contact.Type: ApplicationFiled: November 10, 2016Publication date: May 10, 2018Inventors: Xin Lin, Hongning Yang, Ronghua Zhu, Jiang-Kai Zuo
-
Patent number: 9941350Abstract: A device includes a semiconductor substrate, a doped isolation barrier disposed in the semiconductor substrate and having a first conductivity type, a body region disposed in the semiconductor substrate within the doped isolation barrier, having the first conductivity type, and in which a channel is formed during operation, and a plurality of reduced surface field (RESURF) layers disposed in the semiconductor substrate. The plurality of RESURF layers are arranged in a stack between the body region and the doped isolation barrier. The plurality of RESURF layers include an upper layer having a second conductivity type, a lower layer having the second conductivity type, and an isolation coupling layer disposed between the upper and lower layers, in contact with the doped isolation barrier, and having the first conductivity type.Type: GrantFiled: March 10, 2017Date of Patent: April 10, 2018Assignee: NXP USA, Inc.Inventors: Xin Lin, Hongning Yang, Ronghua Zhu, Jiang-Kai Zuo
-
Patent number: 9917150Abstract: Deep trench isolation structures and systems and methods including the same are disclosed herein. The systems include a semiconductor device. The semiconductor device includes a semiconductor body, a device region, and the deep trench isolation structure. The deep trench isolation structure is configured to electrically isolate the device region from other device regions that extend within the semiconductor body. The deep trench isolation structure includes an isolation trench, a dielectric material that extends within the isolation trench, a first semiconducting region, and a second semiconducting region. The methods include methods of operating an integrated circuit device that includes a plurality of semiconductor devices that include the disclosed deep trench isolation structures.Type: GrantFiled: December 30, 2016Date of Patent: March 13, 2018Assignee: NXP USA, INC.Inventors: Xu Cheng, Daniel J. Blomberg, Jiang-Kai Zuo
-
Patent number: 9905687Abstract: Laterally diffused metal-oxide-semiconductor (LDMOS) device is disclosed. The device is surrounded by an isolation ring and a buried layer of a first doping type, that is of the same type as its source and drain regions of the same doping type. A control gate of the device includes step gate dielectric.Type: GrantFiled: February 17, 2017Date of Patent: February 27, 2018Assignee: NXP USA, Inc.Inventors: Ronghua Zhu, Xin Lin, Jiang-Kai Zuo
-
Patent number: 9893164Abstract: A method of fabricating a bipolar transistor device includes performing a first plurality of implantation procedures to implant dopant of a first conductivity type to form emitter and collector regions laterally spaced from one another in a semiconductor substrate, and performing a second plurality of implantation procedures to implant dopant of a second conductivity type in the semiconductor substrate to form a composite base region. The composite base region includes a base contact region, a buried region through which a buried conduction path between the emitter and collector regions is formed during operation, and a base link region electrically connecting the base contact region and the buried region. The base link region has a dopant concentration level higher than the buried region and is disposed laterally between the emitter and collector regions.Type: GrantFiled: September 3, 2015Date of Patent: February 13, 2018Assignee: NXP USA, INC.Inventors: Xin Lin, Daniel J Blomberg, Jiang-Kai Zuo
-
Patent number: 9871135Abstract: A semiconductor device is disclosed that includes a first region of a first conductivity type that includes a drain, a region of a second conductivity type abutting the first region in a lateral direction and a vertical direction to form an interface between the first conductivity type and the second conductivity type, wherein the drain region is spaced apart from the interface. A source region of the first conductivity type abuts the second region in the lateral direction and vertical directions. A control gate structure includes a conductive layer that is spaced apart from the drain region by a first dimension in the lateral direction. A shallow trench isolation (STI) region having a second dimension in the lateral direction is disposed at a location of the first region between the source and drain regions, wherein the second dimension is less than one-half of the first dimension.Type: GrantFiled: June 2, 2016Date of Patent: January 16, 2018Assignee: NXP USA, Inc.Inventors: Xin Lin, Hongning Yang, Ronghua Zhu, Jiang-Kai Zuo
-
Publication number: 20170352756Abstract: A semiconductor device is disclosed that includes a first region of a first conductivity type that includes a drain, a region of a second conductivity type abutting the first region in a lateral direction and a vertical direction to form an interface between the first conductivity type and the second conductivity type, wherein the drain region is spaced apart from the interface. A source region of the first conductivity type abuts the second region in the lateral direction and vertical directions. A control gate structure includes a conductive layer that is spaced apart from the drain region by a first dimension in the lateral direction. A shallow trench isolation (STI) region having a second dimension in the lateral direction is disposed at a location of the first region between the source and drain regions, wherein the second dimension is less than one-half of the first dimension.Type: ApplicationFiled: June 2, 2016Publication date: December 7, 2017Inventors: Xin Lin, Hongning Yang, Ronghua Zhu, Jiang-Kai Zuo
-
Patent number: 9831338Abstract: A semiconductor device includes a semiconductor substrate, a body region disposed in the semiconductor substrate and having a first conductivity type, a composite source region disposed in the semiconductor substrate adjacent the body region and having a second conductivity type, and a gate structure supported by the semiconductor substrate and having a side adjacent the composite source region. The composite source region includes a plurality of first constituent source regions disposed along the side of the gate structure and having the second conductivity type, and a second constituent source region disposed along the side of the gate structure and between two first constituent source regions of the plurality of first constituent source regions, the second constituent source region having the second conductivity type. The second constituent source region has a different dopant concentration level than the plurality of first constituent source regions.Type: GrantFiled: February 10, 2017Date of Patent: November 28, 2017Assignee: NXP USA, Inc.Inventors: Xin Lin, Hongning Yang, Ronghua Zhu, Jiang-Kai Zuo
-
Patent number: 9825169Abstract: A device includes a semiconductor substrate, a buried doped isolation layer disposed in the semiconductor substrate to isolate the device, a drain region disposed in the semiconductor substrate and to which a voltage is applied during operation, and a depletion region disposed in the semiconductor substrate and having a conductivity type in common with the buried doped isolation barrier and the drain region. The depletion region reaches a depth in the semiconductor substrate to be in contact with the buried doped isolation layer. The depletion region establishes an electrical link between the buried doped isolation layer and the drain region such that the buried doped isolation layer is biased at a voltage level lower than the voltage applied to the drain region.Type: GrantFiled: December 16, 2015Date of Patent: November 21, 2017Assignee: NXP USA, Inc.Inventors: Xin Lin, Xu Cheng, Hongning Yang, Zhihong Zhang, Jiang-Kai Zuo
-
Patent number: 9728600Abstract: A device includes a semiconductor substrate, a doped isolation barrier disposed in the semiconductor substrate and defining a core device area within the doped isolation barrier, an isolation contact region disposed in the semiconductor substrate outside of the core device area, and a body region disposed in the semiconductor substrate within the core device area, and in which a channel is formed during operation. The body region is electrically tied to the isolation contact region. The body region and the doped isolation barrier have a common conductivity type. The body region is electrically isolated from the doped isolation barrier within the core device area. The doped isolation barrier and the isolation contact region are not electrically tied to one another such that the doped isolation barrier is biased at a different voltage level than the isolation contact region.Type: GrantFiled: September 11, 2015Date of Patent: August 8, 2017Assignee: NXP USA, Inc.Inventors: Hongning Yang, Daniel J. Blomberg, Xu Cheng, Xin Lin, Zhihong Zhang, Jiang-Kai Zuo
-
Patent number: 9691880Abstract: A device includes a semiconductor substrate, source and drain regions in the semiconductor substrate and spaced from one another along a first lateral dimension, and a drift region in the semiconductor substrate and through which charge carriers drift during operation upon application of a bias voltage between the source and drain regions. The drift region has a notched dopant profile in a second lateral dimension along an interface between the drift region and the drain region.Type: GrantFiled: November 1, 2016Date of Patent: June 27, 2017Assignee: NXP USA, INC.Inventors: Hongning Yang, Xin Lin, Zhihong Zhang, Jiang-kai Zuo
-
Publication number: 20170179279Abstract: A device includes a semiconductor substrate, a buried doped isolation layer disposed in the semiconductor substrate to isolate the device, a drain region disposed in the semiconductor substrate and to which a voltage is applied during operation, and a depletion region disposed in the semiconductor substrate and having a conductivity type in common with the buried doped isolation barrier and the drain region. The depletion region reaches a depth in the semiconductor substrate to be in contact with the buried doped isolation layer. The depletion region establishes an electrical link between the buried doped isolation layer and the drain region such that the buried doped isolation layer is biased at a voltage level lower than the voltage applied to the drain region.Type: ApplicationFiled: December 16, 2015Publication date: June 22, 2017Inventors: Xin Lin, Xu Cheng, Hongning Yang, Zhihong Zhang, Jiang-Kai Zuo
-
Patent number: 9680011Abstract: A device includes a semiconductor substrate, a doped isolation barrier disposed in the semiconductor substrate to isolate the device, a drain region disposed in the semiconductor substrate and to which a voltage is applied during operation, and a depleted well region disposed in the semiconductor substrate, and having a conductivity type in common with the doped isolation barrier and the drain region. The depleted well region is positioned between the doped isolation barrier and the drain region to electrically couple the doped isolation barrier and the drain region such that the doped isolation barrier is biased at a voltage level lower than the voltage applied to the drain region.Type: GrantFiled: October 29, 2015Date of Patent: June 13, 2017Assignee: NXP USA, Inc.Inventors: Zhihong Zhang, Daniel J. Blomberg, Xu Cheng, Xin Lin, Hongning Yang, Jiang-Kai Zuo
-
Patent number: 9666671Abstract: A device includes a semiconductor substrate, a body region in the semiconductor substrate having a first conductivity type and in which a channel is formed during operation, source and drain regions in the semiconductor substrate and having a second conductivity type, the source region being disposed on the body region, and a composite drift region in the semiconductor substrate, having the second conductivity type, and through which charge carriers from the source region drift to reach the drain region after passing through the channel. The composite drift region includes a first section adjacent the channel, a second section adjacent the drain region, and a third section disposed between the first and second sections. The first and second sections have a lower effective dopant concentration level than the third section.Type: GrantFiled: May 16, 2014Date of Patent: May 30, 2017Assignee: NXP USA, Inc.Inventors: Zhihong Zhang, Hongning Yang, Jiang-Kai Zuo
-
Patent number: 9647082Abstract: A diode includes a semiconductor substrate having a surface; a first contact region disposed at the surface of the semiconductor substrate and having a first conductivity type; and a second contact region disposed at the surface, laterally spaced from the first contact region, and having a second conductivity type. The diode also includes a buried region disposed in the semiconductor substrate vertically adjacent to the first contact region, having the second conductivity type, and electrically connected with the second contact region; and an isolation region disposed at the surface between the first and second contact regions. The diode also includes a separation region disposed at the surface between the first contact region and the isolation region, the separation region formed from a portion of a first well region disposed in the semiconductor substrate that extends to the surface.Type: GrantFiled: November 30, 2016Date of Patent: May 9, 2017Assignee: NXP USA, Inc.Inventors: Xin Lin, Daniel J. Blomberg, Hongning Yang, Jiang-Kai Zuo
-
Publication number: 20170125584Abstract: A device includes a semiconductor substrate, a doped isolation barrier disposed in the semiconductor substrate to isolate the device, a drain region disposed in the semiconductor substrate and to which a voltage is applied during operation, and a depleted well region disposed in the semiconductor substrate, and having a conductivity type in common with the doped isolation barrier and the drain region. The depleted well region is positioned between the doped isolation barrier and the drain region to electrically couple the doped isolation barrier and the drain region such that the doped isolation barrier is biased at a voltage level lower than the voltage applied to the drain region.Type: ApplicationFiled: October 29, 2015Publication date: May 4, 2017Inventors: Zhihong Zhang, Daniel J. Blomberg, Xu Cheng, Xin Lin, Hongning Yang, Jiang-Kai Zuo