Patents by Inventor Jimmie D. Childers
Jimmie D. Childers has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5579273Abstract: A processor (10) comprises a plurality of processing elements each having an input register (11), first memory bank (12), first sense amplifier (40), ALU (13), output register (16), second memory bank (15) and second sense amplifier (42). The first sense amplifier (40) is shared between the input register (11) and first memory bank (12). The second sense amplifier (42) is shared between the output register (16) and second memory bank (15). The sense amplifier (40,42) may be paused to prevent voltage spikes during a read/write operation, or to wait until a calculation is completed.Type: GrantFiled: June 7, 1995Date of Patent: November 26, 1996Assignee: Texas Instruments IncorporatedInventors: Jimmie D. Childers, Seiichi Yamamoto, Masanari Takeyasu
-
Patent number: 5473774Abstract: A method of using a computer to assemble source code having a number of sub-instructions on each source code line, such that a processor may execute more than one sub-instruction during a single clock cycle. The computer is used to assign a binary conflict mask to each sub-instruction and to compare these conflict masks to determine whether a conflict exists among the sub-instructions. Additional features of the invention are determining the nature of the conflict and generating an appropriate indication signal to the user.Type: GrantFiled: April 21, 1995Date of Patent: December 5, 1995Assignee: Texas Instruments IncorporatedInventors: Jimmie D. Childers, Hajime Karasawa
-
Patent number: 5426610Abstract: A processor (10) comprises a plurality of processing elements each having an input register (11), first memory bank (12), first sense amplifier (40), ALU (13), output register (16), second memory bank (15) and second sense amplifier (42). The first sense amplifier (40) is shared between the input register (11) and first memory bank (12). The second sense amplifier (42) is shared between the output register (16) and second memory bank (15). The sense amplifier (40,42) may be paused to prevent voltage spikes during a read/write operation, or to wait until a calculation is completed.Type: GrantFiled: July 21, 1992Date of Patent: June 20, 1995Assignee: Texas Instruments IncorporatedInventors: Jimmie D. Childers, Seiichi Yamamoto, Masanari Takeyasu
-
Patent number: 5327541Abstract: An apparatus and method for performing rotation of data in a register file memory. The apparatus utilizes a rotation address generator including rotation value, modulus, and offset registers, a comparator, a data selector, logic circuitry, and a subtractor. A predetermined area (P.times.Q) of the register file memory and a rotation value corresponding to the number of bits to be rotated in the rotation area is designated by an instruction program memory. An instruction decoder signals the register file, modulus register, rotation value register, and offset register of an impending rotation of data, thereby enabling loading of the modulus and rotation value registers and resetting of the offset register. A counter provides a relative address to the comparator and data selector.Type: GrantFiled: May 18, 1992Date of Patent: July 5, 1994Assignee: Texas Instruments Inc.Inventors: Peter Reinecke, Jimmie D. Childers, Hiroshi Miyaguchi, Moo-Taek Chung
-
Patent number: 5321510Abstract: A system for real-time digital processing of a video signal using a large number of one-bit serial processor elements each of which operates on one pixel of a horizontal scan. The video signal is converted to digital by an A-to-D converter, and stored in a set of input registers, one register for each processor element. All of these input registers are loaded during a horizontal scan, as the input registers are addressed in sequence by a commutator. Each processor element includes a one-bit binary adder, a set of one-bit registers, and two one-bit wide data memories of a size to store data from several scans. The processor elements are all controlled in common by a sequencer, a state machine or a processor. The processed video data is transferred to an output register for each processor element, from which it is converted to a video signal by a D-to-A converter.Type: GrantFiled: June 5, 1992Date of Patent: June 14, 1994Assignee: Texas Instruments IncorporatedInventors: Jimmie D. Childers, Adin Hyslop
-
Patent number: 5278802Abstract: A word or row line (38a, 38b) associated with at least one row of memory cells in an integrated circuit memory array (10) having a plurality of word lines is driven by a drive/boot generator signal (RLXH) by first generating this drive signal using a drive signal generator (20) that is formed in a peripheral area (14) of the chip (10). The drive signal (RLXH) is transmitted to each of a plurality of predecoders (40) that are formed within a memory cell array area (12) of the chip (10). At least one of the predecoders (40) is actuated to transmit the drive signal (RLXH) onto a selected one of a plurality of predecoder output lines (RDD0-RDD3) in response to predetermined addressing or row factor signals (RF0-RF19). The drive signal (RLXH) is transmitted on a selected predecoder output line (44) to each of a plurality of decoders (36) formed within the array area (12).Type: GrantFiled: January 6, 1993Date of Patent: January 11, 1994Assignee: Texas Instruments IncorporatedInventors: David V. Kersh, III, Jimmie D. Childers
-
Patent number: 5251178Abstract: In accordance with one embodiment of the invention, an integrated circuit memory capable of receiving address signals has a plurality of array banks. Each array bank has a plurality of memory cells arranged in rows and columns and has a means for addressing the rows and columns of the array banks in response to the address signals. The integrated circuit includes a means for de-coupling power from at least one array bank in response to at least one bit of an address signal.Type: GrantFiled: March 6, 1991Date of Patent: October 5, 1993Inventor: Jimmie D. Childers
-
Patent number: 5216290Abstract: In one described embodiment of the present invention, an N-type metal oxide semiconductor (NMOS) output buffer boosts the voltage level on the gate of the pull-up device to improve output voltage level. In the prior art, the charge used to boost the output device is discharged to ground and the boot cap is recharged from the power supply. In this described embodiment, the circuit conserves most of the charge within the circuit by pulling the charge off of the output device back onto the boosting capacitor and isolating the boosted gate from the boosting capacitor. This technique does not slow the operation of the output buffer. There is no speed loss in doing this. The circuit uses about 1/2 to 1/3 the power of conventional output buffers.Type: GrantFiled: December 10, 1991Date of Patent: June 1, 1993Assignee: Texas Instruments, IncorporatedInventor: Jimmie D. Childers
-
Patent number: 5210705Abstract: A single-instruction multiple-data processor (10) has an input layer especially designed for high data input and output rates. The processor (10) has a number of processing elements (20), each corresponding to incoming data samples. The processing elements (20) are interleaved so that a set of samples can be input in parallel. The processor (10) is programmable, which makes it especially useful for digital filtering. Near-neighbor communications (41) among processing elements (20) realize the delays required for horizontal filtering.Type: GrantFiled: May 20, 1992Date of Patent: May 11, 1993Assignee: Texas Instruments IncorporatedInventors: Gerard Chauvel, Hiroshi Miyaguchi, Jimmie D. Childers
-
Patent number: 5105387Abstract: The present invention relates generally to single instruction, multiple data processors. More particularly, the invention relates to processors having a one dimensional array of processing elements, that finds particular application in digital signal processing such as Improved Definition Television (IDTV). Additionally, the invention relates to improvements to the processors, television and video systems and other systems improvements and methods of their operation and control.Type: GrantFiled: October 13, 1989Date of Patent: April 14, 1992Assignee: Texas Instruments IncorporatedInventors: Jimmie D. Childers, Seiichi Yamamoto, Masanari Takeyasu
-
Patent number: 5093722Abstract: A television receiving system includes a digital unit, which has at least one single-instruction multiple-data processor, especially suited for television processing. The processor receives data samples of each horizontal line word-serially, but processes the line in parallel. The processor has input, computational, and output layers that operate concurrently. Internal register files emulate line memory to eliminate the need for external line memories. The processor may be programmed with various improved definition television tasks, downloaded to it from a host development system.Type: GrantFiled: March 1, 1990Date of Patent: March 3, 1992Assignee: Texas Instruments IncorporatedInventors: Hiroshi Miyaguchi, Jimmie D. Childers
-
Patent number: 4975874Abstract: The described embodiment of the present invention utilizes the regular nature of a large number of arrays by providing a grid scheme in the array to provide a low impedance point to point interconnection. In the described embodiment of the present invention a DRAM includes a number of leads running perpendicular to the sense amplifier layout. For a given signal, each lead is interconnected at a bus lead running parallel to the layout of the sense amplifiers. Thus each lead in the parallel array carries a portion of the current. In addition, in this scheme it can be assured that a substantial number of leads will be near any particular sense amplifier which is drawing on the signal provided on the grid array scheme. Because of the close proximity of the parallel conductors, the bus lines to the sense amplifiers need not be as wide as feeder lines in the prior art.Type: GrantFiled: November 1, 1988Date of Patent: December 4, 1990Assignee: Texas Instruments IncorporatedInventors: Jimmie D. Childers, Hugh P. McAdams
-
Patent number: 4969123Abstract: In a dynamic random access memory (10) that includes a cell array area (12) and at least one peripheral array area (14), a plurality of sense amplifier banks (20) are arranged in rows. A plurality of elongate longitudinal signal conductors (92) are formed over the cell array area (12) to intersect each of the rows. Each row has at least one transverse signal conductor (98) that is coupled to at least some of the longitudinal signal conductors (92). Inputs of the sense amplifiers (30) in the row are coupled to the transverse signal conductor (92) for receiving the global signal. A signal driver circuit (124-130) is formed in the peripheral area (14), with the longitudinal conductors (98) coupled to outputs of the signal driver circuit (124-130).Type: GrantFiled: October 31, 1988Date of Patent: November 6, 1990Assignee: Texas Instruments IncorporatedInventors: Roger D. Norwood, Jimmie D. Childers
-
Patent number: 4965474Abstract: The described embodiment of the present invention includes a combinatorial circuit, such as a multiplexor. All or a portion of the input signals to the multiplexor are also provided to a transition detector. Upon detecting a transition, the transition detector provides a signal which temporarily suppresses the operation of the combinatorial circuit prior to a portion of the combinatorial circuit which is sensitive to glitches and/or timing errors. The delay allows time for glitches and/or timing errors to dissipate. This provides a cleaner signal for the sensitive portion to avoid the errors that the suppressed glitches and/or timing errors may cause.Type: GrantFiled: February 26, 1990Date of Patent: October 23, 1990Assignee: Texas Instruments IncorporatedInventors: Jimmie D. Childers, Roger D. Norwood
-
Patent number: 4939575Abstract: A system for real-time digital processing of a video signal is disclosed, using a large number of one-bit serial processor elements, each operating on one pixel or a horizontal scan. The video signal is converted to digital by an A-to-D converter, and stored in a set of input registers, one register for each processor element. All of these input registers are loaded during a horizontal scan, as the input registers are addressed in sequence by a commutator. Each processor element includes a one-bit binary adder, a set of one-bit registers, and two wide data memories of a size to store data from several scans. The processor elements are all controlled in common by a sequencer, a state machine or a processor. The processed video data is transferred to an output register for each processor element, from which it is converted to a video signal by a D-to-A converter.Type: GrantFiled: September 5, 1989Date of Patent: July 3, 1990Assignee: Texas Instruments IncorporatedInventor: Jimmie D. Childers
-
Patent number: 4720817Abstract: A fuse selectable decoder for a redundant row of memory elements in an array includes a redundant decode select circuit (38) for receiving predecoder inputs from predecode lines (28), (30), (32) and (34). The predecode lines are output from predecoders (20), (24) and (26) which decode an eight bit address word. The redundant decode select circuit (38) is programmed by fuse select circuit (40) that selects the address of a defective one of the rows of memory elements in an array (10). The redundant decode select circuit (38) selects one line out of each of the predecode lines (28), (30), (32) and (34) for input to an AND gate (112) for selecting the redundant row (12).Type: GrantFiled: February 26, 1985Date of Patent: January 19, 1988Assignee: Texas Instruments IncorporatedInventor: Jimmie D. Childers
-
Patent number: 4670878Abstract: A semiconductor integrated circuit, such as a high-density, dynamic read/write memory containing an array of rows and columns of memory cells, is constructed to allow high speed testing to identify row line faults in one example, and to identify column or sense amplifier faults in another example. Row lines for the array in a dynamic RAM may contain detector circuits activated in a special test mode to produce a data output indicating integrity of each row line without requiring the access of the cells in the array in complex data patterns. The connection between bit lines in the array and sense amplifiers may be shifted or transposed in another embodiment to distinguish between column or sense amplifier faults; this construction also allows rapid loading of test patterns.Type: GrantFiled: August 14, 1984Date of Patent: June 2, 1987Assignee: Texas Instruments IncorporatedInventor: Jimmie D. Childers
-
Patent number: 4658382Abstract: A semiconductor read/write memory device of the type using dynamic one-transistor storage cells employs dummy capacitors which are the same size as the storage capacitors, and these dummy capacitors are precharged to a reference voltage level less than half the supply voltage. A voltage divider sets the precharge level, but this divider is shunted by a control device initially so the dummy capacitors are quickly discharged to the reference level. A comparator with differential inputs determines when the reference level has reached the proper value, then the control device and the comparator are shut off to reduce power, and the reference level maintained by the voltage divider. The dummy capacitor precharge starts during the later part of an active cycle, so the specified cycle time can be minimized.Type: GrantFiled: July 11, 1984Date of Patent: April 14, 1987Assignee: Texas Instruments IncorporatedInventors: Bao G. Tran, Hugh P. McAdams, Jimmie D. Childers
-
Patent number: 4654827Abstract: A semiconductor integrated circuit, such as a high-density, dynamic read/write memory containing an array of rows and columns of memory cells, is constructed to allow high speed testing to identify row line faults in one example, and to identify column or sense amplifier faults in another example. Row lines for the array in a dynamic RAM may contain detector circuits activated in a special test mode to produce a data output indicating integrity of each row line without requiring the access of the cells in the array in complex data patterns. The connection between bit lines in the array and sense amplifiers may be shifted or transposed in another embodiment to distinguish between column or sense amplifier faults; this construction also allows rapid loading of test patterns.Type: GrantFiled: August 14, 1984Date of Patent: March 31, 1987Assignee: Texas Instruments IncorporatedInventor: Jimmie D. Childers
-
Patent number: 4633443Abstract: A semiconductor dynamic read/write memory circuit using one-transistor storage cells and balanced bit lines with differential sense amplifiers employs dummy capacitors which are the same size as the storage capacitors. The dummy cell produces a signal on the bit line half that of the storage cell due to a second dummy capacitor for each dummy cell. One dummy capacitor is precharged to a reference voltage, and the other is predischarged to ground. The net signal is thus equal to that of a capacitor one-half the size of the storage capacitors.Type: GrantFiled: July 9, 1984Date of Patent: December 30, 1986Assignee: Texas Instruments IncorporatedInventor: Jimmie D. Childers