Patents by Inventor Jin-Fu Li
Jin-Fu Li has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240090868Abstract: An ultrasound scanning control method applied to an ultrasound scanning device is provided. The ultrasound scanning device includes an execution mechanism. The execution mechanism includes a mechanical arm and a probe. The ultrasound scanning control method includes controlling the mechanical arm to drive the probe to move according to a set scanning trajectory for performing an ultrasound scanning detection on a part to be examined. Once an actual pressure value between the probe and the part to be examined in each control cycle is sensed using the force sensor, a pressure value between the probe and the part to be examined is controlled to be a constant value based on the actual pressure value.Type: ApplicationFiled: November 30, 2023Publication date: March 21, 2024Inventors: BIN DUAN, JIN-FU LI, LIN-FEI XIONG, SHU-JIAN HU, YU-JIAO WANG, SHUI-FAN LI
-
Patent number: 11872079Abstract: An ultrasound scanning control method applied to an ultrasound scanning device is provided. The ultrasound scanning device includes an execution mechanism. The execution mechanism includes a mechanical arm and a probe. The ultrasound scanning control method includes: controlling the mechanical arm to drive the probe to move according to a set scanning trajectory; and controlling the probe to collect an ultrasound image. A target region is identified from the collected ultrasound image. The scanning trajectory is adjusted when a position of the target region in the ultrasound image is not a predetermined position, and the mechanical arm is controlled to drive the probe to move according to the adjusted scanning trajectory.Type: GrantFiled: January 29, 2019Date of Patent: January 16, 2024Assignee: KUNSHAN IMAGENE MEDICAL Co., Ltd.Inventors: Bin Duan, Jin-Fu Li, Lin-Fei Xiong, Shu-Jian Hu, Yu-Jiao Wang, Shui-Fan Li
-
Publication number: 20220079556Abstract: An ultrasound scanning control method applied to an ultrasound scanning device is provided. The ultrasound scanning device includes an execution mechanism. The execution mechanism includes a mechanical arm and a probe. The ultrasound scanning control method includes: controlling the mechanical arm to drive the probe to move according to a set scanning trajectory; and controlling the probe to collect an ultrasound image. A target region is identified from the collected ultrasound image. The scanning trajectory is adjusted when a position of the target region in the ultrasound image is not a predetermined position, and the mechanical arm is controlled to drive the probe to move according to the adjusted scanning trajectory.Type: ApplicationFiled: January 29, 2019Publication date: March 17, 2022Inventors: BIN DUAN, JIN-FU LI, LIN-FEI XIONG, SHU-JIAN HU, YU-JIAO WANG, SHUI-FAN LI
-
Patent number: 10311964Abstract: A memory control circuit, coupled to a multi-channel memory, includes a plurality of channel controllers coupled to respective channel memories of the multi-channel memory, and a built-in self-test (BIST) circuit. The BIST circuit includes a BIST controller and a plurality of command index registers which store respective command indexes related to the channel controllers. The BIST controller receives notification from at least two channel controllers of the channel controllers, which indicates that the at least two channel controllers complete respective current test commands. When the BIST controller arbitrates, the BIST controller selects at least a channel controller from the at least two channel controllers which send the notification, and sends respective next test command(s) to the selected at least one channel controller based on the respective command index(es) of the selected at least one channel controller.Type: GrantFiled: May 17, 2017Date of Patent: June 4, 2019Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Kuan-Te Wu, Jenn-Shiang Lai, Chih-Yen Lo, Jin-Fu Li
-
Patent number: 10209298Abstract: A delay measurement circuit includes a transporting path selector, first and second delay measurement devices, and a controller. The delay measurement circuit forms a plurality of transporting loops through two of a first reference transporting conductive wire, a second reference transporting conductive wire, and a tested transporting conductive wire according to a control signal. The first delay measurement device respectively measures part of the transporting loops to obtain a plurality first transporting delays. The second delay measurement device respectively measures part of the transporting loops to obtain a plurality second transporting delays. The controller generates the control signal, and obtains a transporting delay of the tested transporting conductive wire according to the first transporting delays and the second transporting delays.Type: GrantFiled: July 26, 2016Date of Patent: February 19, 2019Assignee: National Central UniversityInventors: Jin-Fu Li, Han-Yu Wu, Che-Wei Chou, Yong-Xiao Chen
-
Publication number: 20180182466Abstract: A memory control circuit, coupled to a multi-channel memory, includes a plurality of channel controllers coupled to respective channel memories of the multi-channel memory, and a built-in self-test (BIST) circuit. The BIST circuit includes a BIST controller and a plurality of command index registers which store respective command indexes related to the channel controllers. The BIST controller receives notification from at least two channel controllers of the channel controllers, which indicates that the at least two channel controllers complete respective current test commands. When the BIST controller arbitrates, the BIST controller selects at least a channel controller from the at least two channel controllers which send the notification, and sends respective next test command(s) to the selected at least one channel controller based on the respective command index(es) of the selected at least one channel controller.Type: ApplicationFiled: May 17, 2017Publication date: June 28, 2018Inventors: Kuan-Te WU, Jenn-Shiang LAI, Chih-Yen LO, Jin-Fu LI
-
Publication number: 20170343602Abstract: A delay measurement circuit includes a transporting path selector, first and second delay measurement devices, and a controller. The delay measurement circuit forms a plurality of transporting loops through two of a first reference transporting conductive wire, a second reference transporting conductive wire, and a tested transporting conductive wire according to a control signal. The first delay measurement device respectively measures part of the transporting loops to obtain a plurality first transporting delays. The second delay measurement device respectively measures part of the transporting loops to obtain a plurality second transporting delays. The controller generates the control signal, and obtains a transporting delay of the tested transporting conductive wire according to the first transporting delays and the second transporting delays.Type: ApplicationFiled: July 26, 2016Publication date: November 30, 2017Applicant: National Central UniversityInventors: Jin-Fu Li, Han-Yu Wu, Che-Wei Chou, Yong-Xiao Chen
-
Patent number: 9588717Abstract: A fault-tolerance through silicon via (TSV) interface is disposed in a three-dimensional random access memory (3-D RAM) with N memory layers and M data access path sets, and each of the memory layers containing K memory arrays, and each of the data access path sets containing a plurality of TSV paths connecting to the memory layers. The fault-tolerance TSV interface includes a path controlling unit and a processing unit. The path controlling unit detects and controls the data access path sets. When a fault occurs in any data access path set connecting to a memory layer, the processing unit provides at least two different fault-tolerance access configurations. In each of the fault-tolerance access configurations, ? data access path sets are enabled to access all K memory arrays in the corresponding memory layer, where 0<?<M.Type: GrantFiled: December 19, 2014Date of Patent: March 7, 2017Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chih-Yen Lo, Ding-Ming Kwai, Chi-Chun Yang, Kuan-Te Wu, Yun-Chao Yu, Jin-Fu Li
-
Patent number: 9406401Abstract: A three-dimensional (3-D) memory includes: multiple memory dies, each having at least one memory bank and a built-in self-test (BIST) circuit; and a plurality of channels, for electrically connecting the memory dies. In a synchronous test, one of the memory dies is selected as a master die. The BIST circuit of the master die sends an enable signal via the channels to the memory dies under test. The BIST circuit in each of the memory dies is for testing memory banks on the same memory die or on different memory dies.Type: GrantFiled: October 19, 2012Date of Patent: August 2, 2016Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chih-Yen Lo, Ding-Ming Kwai, Jin-Fu Li, Yun-Chao Yu, Che-Wei Chou
-
Publication number: 20160132403Abstract: A fault-tolerance through silicon via (TSV) interface is disposed in a three-dimensional random access memory (3-D RAM) with N memory layers and M data access path sets, and each of the memory layers containing K memory arrays, and each of the data access path sets containing a plurality of TSV paths connecting to the memory layers. The fault-tolerance TSV interface includes a path controlling unit and a processing unit. The path controlling unit detects and controls the data access path sets. When a fault occurs in any data access path set connecting to a memory layer, the processing unit provides at least two different fault-tolerance access configurations. In each of the fault-tolerance access configurations, p data access path sets are enabled to access all K memory arrays in the corresponding memory layer, where 0<?<M.Type: ApplicationFiled: December 19, 2014Publication date: May 12, 2016Inventors: Chih-Yen Lo, Ding-Ming Kwai, Chi-Chun Yang, Kuan-Te Wu, Yun-Chao Yu, Jin-Fu Li
-
Publication number: 20140325311Abstract: A hybrid error correction method and a memory repair apparatus thereof are provided for a dynamic random access memory (DRAM). The memory repair apparatus includes a mode register and a hybrid error correction code and redundancy (HEAR) module. When the DRAM enters a standby mode, the mode register switches the DRAM to be controlled by the HEAR module. The HEAR module generates parity data of the error correction code within a default refresh period. The HEAR module extends the refresh period of the DRAM and uses the parity data for error detection to locate a data retention error in the DRAM until the maximum allowable refresh period supported by the HEAR module is reached. Before the DRAM returns to a working mode from a standby mode, the HEAR module performs an error correction process according to fail bit data and writes corrected data into the DRAM.Type: ApplicationFiled: July 25, 2013Publication date: October 30, 2014Applicant: Industrial Technology Research InstituteInventors: Chih-Yen Lo, Ding-Ming Kwai, Jin-Fu Li, Yun-Chao Yu, Chih-Sheng Hou
-
Publication number: 20130326294Abstract: A three-dimensional (3-D) memory includes: multiple memory dies, each having at least one memory bank and a built-in self-test (BIST) circuit; and a plurality of channels, for electrically connecting the memory dies. In a synchronous test, one of the memory dies is selected as a master die. The BIST circuit of the master die sends an enable signal via the channels to the memory dies under test. The BIST circuit in each of the memory dies is for testing memory banks on the same memory die or on different memory dies.Type: ApplicationFiled: October 19, 2012Publication date: December 5, 2013Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chih-Yen Lo, Ding-Ming Kwai, Jin-Fu Li, Yun-Chao Yu, Che-Wei Chou
-
Patent number: 7779312Abstract: A built-in redundancy analyzer and a redundancy analysis method thereof for a chip having a plurality of repairable memories are provided. The method includes the following steps. First, the identification code of a repairable memory containing a fault (“fault memory” for short) is identified and a parameter is provided according to the identification code. The parameter includes the length of row address, the length of column address, the length of word, the number of redundancy rows, and the number of redundancy columns of the fault memory. Since the parameter of every individual repairable memory is different, the fault location is converted into a general format according to the parameter for easier processing. A redundancy analysis is then performed according to the parameter and the converted fault location, and the analysis result is converted from the general format to the format of the fault memory and output to the fault memory.Type: GrantFiled: August 13, 2007Date of Patent: August 17, 2010Assignee: Faraday Technology Corp.Inventors: Tsu-Wei Tseng, Chih-Chiang Hsu, Jin-Fu Li, Chien-Yuan Pao
-
Patent number: 7596728Abstract: A built-in self repair (BISR) circuit for a multi-port memory and a method thereof are provided. The circuit includes a test-and-analysis module (TAM) and a defect locating module (DLM) coupled to the TAM. The TAM tests a repairable multi-port memory to generate a fault location and determines whether the test generates a port-specific fault candidate according to the fault location. If a port-specific fault candidate is generated, the DLM generates a defect location based on the fault location and provides the defect location to the TAM so that the TAM can determine how to repair the repairable multi-port memory according to the defect location. If no port-specific fault candidate is generated in the test, the TAM determines how to repair the repairable multi-port memory according to the fault location.Type: GrantFiled: October 10, 2007Date of Patent: September 29, 2009Assignee: Faraday Technology Corp.Inventors: Tsu-Wei Tseng, Yu-Jen Huang, Chun-Hsien Wu, Jin-Fu Li, Chien-Yuan Pao
-
Publication number: 20090097342Abstract: A built-in self repair (BISR) circuit for a multi-port memory and a method thereof are provided. The circuit includes a test-and-analysis module (TAM) and a defect locating module (DLM) coupled to the TAM. The TAM tests a repairable multi-port memory to generate a fault location and determines whether the test generates a port-specific fault candidate according to the fault location. If a port-specific fault candidate is generated, the DLM generates a defect location based on the fault location and provides the defect location to the TAM so that the TAM can determine how to repair the repairable multi-port memory according to the defect location. If no port-specific fault candidate is generated in the test, the TAM determines how to repair the repairable multi-port memory according to the fault location.Type: ApplicationFiled: October 10, 2007Publication date: April 16, 2009Applicant: FARADAY TECHNOLOGY CORP.Inventors: Tsu-Wei Tseng, Yu-Jen Huang, Chun-Hsien Wu, Jin-Fu Li, Chien-Yuan Pao
-
Publication number: 20090049333Abstract: A built-in redundancy analyzer and a redundancy analysis method thereof for a chip having a plurality of repairable memories are provided. The method includes the following steps. First, the identification code of a repairable memory containing a fault (“fault memory” for short) is identified and a parameter is provided according to the identification code. The parameter includes the length of row address, the length of column address, the length of word, the number of redundancy rows, and the number of redundancy columns of the fault memory. Since the parameter of every individual repairable memory is different, the fault location is converted into a general format according to the parameter for easier processing. A redundancy analysis is then performed according to the parameter and the converted fault location, and the analysis result is converted from the general format to the format of the fault memory and output to the fault memory.Type: ApplicationFiled: August 13, 2007Publication date: February 19, 2009Applicant: Faraday Technology Corp.Inventors: Tsu-Wei Tseng, Chih-Chiang Hsu, Jin-Fu Li, Chien-Yuan Pao
-
Patent number: 6529430Abstract: A built-in programmable self-diagnostic circuit for finding and locating faults in a static random access memory (SRAM) unit. The circuit includes a plurality of multiplexers, a demultiplexer, a test pattern generator, a fault location indicator and a controller. The circuit uses either internal test instructions or pre-programmed test instructions to test the SRAM unit so that the exact location of any fault in the SRAM unit can be found and subsequently repaired.Type: GrantFiled: June 4, 2002Date of Patent: March 4, 2003Assignee: Faraday Technology Corp.Inventors: Chi-Feng Wu, Chih-Wea Wang, Jin-Fu Li, Cheng-Wen Wu, Chung-Chiang Teng, Chih-Kang Chiu
-
Publication number: 20020149980Abstract: A built-in programmable self-diagnostic circuit for finding and locating faults in a static random access memory (SRAM) unit. The circuit includes a plurality of multiplexers, a demultiplexer, a test pattern generator, a fault location indicator and a controller. The circuit uses either internal test instructions or pre-programmed test instructions to test the SRAM unit so that the exact location of any fault in the SRAM unit can be found and subsequently repaired.Type: ApplicationFiled: June 4, 2002Publication date: October 17, 2002Inventors: Chi-Feng Wu, Chih-Wea Wang, Jin-Fu Li, Cheng-Wen Wu, Chung-Chiang Teng, Chih-Kang Chiu
-
Publication number: 20020141260Abstract: A built-in programmable self-diagnostic circuit for finding and locating faults in a static random access memory (SRAM) unit. The circuit includes a plurality of multiplexers, a demultiplexer, a test pattern generator, a fault location indicator and a controller. The circuit uses either internal test instructions or pre-programmed test instructions to test the SRAM unit so that the exact location of any fault in the SRAM unit can be found and subsequently repaired.Type: ApplicationFiled: July 9, 2001Publication date: October 3, 2002Inventors: Chi-Feng Wu, Chih-Wea Wang, Jin-Fu Li, Cheng-Wen Wu, Chung-Chiang Teng, Chih-Kang Chiu
-
Patent number: 6459638Abstract: A built-in programmable self-diagnostic circuit for finding and locating faults in a static random access memory (SRAM) unit. The circuit includes a plurality of multiplexers, a demultiplexer, a test pattern generator, a fault location indicator and a controller. The circuit uses either internal test instructions or pre-programmed test instructions to test the SRAM unit so that the exact location of any fault in the SRAM unit can be found and subsequently repaired.Type: GrantFiled: July 9, 2001Date of Patent: October 1, 2002Assignee: Faraday Technology Corp.Inventors: Chi-Feng Wu, Chih-Wea Wang, Jin-Fu Li, Cheng-Wen Wu, Chung-Chiang Teng, Chih-Kang Chiu