Patents by Inventor Joel C. Leininger
Joel C. Leininger has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 4535467Abstract: A Level Sensitive Scan Design (LSSD) Shift Register Latch pair implemented in current switch logic is disclosed. The arrangement is characterized by the logic used to control the L1 and L2 latches being implemented in Differential Cascode Current Switch logic and the L1/L2 latches being coupled to only one current source. A "merged" L1/L2 latch arrangement employing only one current source is provided for an LSSD testing environment.Type: GrantFiled: November 30, 1982Date of Patent: August 13, 1985Assignee: International Business Machines CorporationInventors: James W. Davis, Joel C. Leininger, Carlos Munoz-Bustamante, Gordon J. Robbins
-
Patent number: 4513283Abstract: Latch circuits implemented in multiple level Cascode Current Switch logic for performing various complex latch functions including Level Sensitive Scan Design (LSSD) testing and implementable in VLSI technology are described.Type: GrantFiled: November 30, 1982Date of Patent: April 23, 1985Assignee: International Business Machines CorporationInventor: Joel C. Leininger
-
Patent number: 4509114Abstract: A microword control mechanism is provided for producing the sequences of microwords used to control the execution of processor instructions in a microprogrammed data processor. This microword control mechanism includes circuitry (15, 20) responsive to a processor instruction to be executed for providing an instruction dependent signal uniquely representative of such instruction. This microword control mechanism also includes sequence counter circuitry (18) for supplying a sequence of number signals. This microword control mechanism further includes a programmable logic array (17) responsive to the instruction dependent signal and to the sequence of number signals for producing a sequence of microwords needed to execute the processor instruction.Type: GrantFiled: February 22, 1982Date of Patent: April 2, 1985Assignee: International Business Machines CorporationInventors: Joel C. Leininger, Victor S. Moore, William L. Stahl, Jr.
-
Patent number: 4504904Abstract: Binary logic structure is described which requires less space on an integrated circuit chip. This structure includes an encode programmable logic array responsive to a first group of binary input signals for producing a smaller number of binary signals which are encoded to identify different binary value combinations for the first group of binary input signals. This structure further includes a decode programmable logic array responsive to a second group of binary input signals and to the encoded binary signals produced by the encode programmable logic array for producing binary output signals representing logical functions of binary input signals in both the first and second groups. The chip space occupied by the encode programmable logic array is less than the additional chip space that would be required if the encode and decode programmable logic arrays were replaced by a single programmable logic array for receiving all the binary input signals in both the first and second groups.Type: GrantFiled: June 15, 1982Date of Patent: March 12, 1985Assignee: International Business Machines CorporationInventors: Victor S. Moore, Joel C. Leininger
-
Patent number: 4296470Abstract: A storage address link register system for enabling nested program branching wherein a first subroutine may call a second subroutine which is executed before the first subroutine returns program control back to the program which called it. The system includes a mechanism whereby the same set of storage address link registers may be used for nested branching both during the execution of a normal program and during the execution of an interrupt service program which breaks into the normal program and takes over control of the processor for a short interval of time. A mechanism is provided for saving the normal program values in the link registers at the commencement of the interrupt service program. A further mechanism is provided for monitoring the usage of the link registers by the interrupt program for enabling the normal program values to be restored in the link registers only after all interrupt program values have been removed from such link registers.Type: GrantFiled: June 21, 1979Date of Patent: October 20, 1981Assignee: International Business Machines Corp.Inventors: Peter T. Fairchild, Joel C. Leininger
-
Patent number: 4279016Abstract: An interrupt system for an instruction pre-fetch microprocessor is provided. The interrupt system includes an instruction address register coupled to a storage address register for holding the next succeeding instruction address to the pre-fetched in a sequence of instructions. A storage address register is provided and is coupled to the instruction address register and is coupled to the storage address register for holding the storage address to be accessed. A first latch receives and stores an interrupt request from one of a plurality of peripheral devices. A second latch, enabling interrupts, is coupled to the storage unit and controlled by instructions from the microprocessor. An interrupt link register stores values of the instruction address register and page information together with arithmetic and logic unit status bits when an interrupt request has occurred from one of the plurality of peripheral devices and an interrupt cycle is executed.Type: GrantFiled: June 21, 1979Date of Patent: July 14, 1981Assignee: International Business Machines CorporationInventors: Joel C. Leininger, Floyd R. Bliss, Peter T. Fairchild
-
Patent number: 4218741Abstract: In a data processing system, a mechanism provides independent assignment of page locations for a program's instructions and its data and better enables control to be transferred between programs, or portions thereof, that reside at different addresses in different pages of a multiple page instruction store. The initial linkage is established through the use of a Branch And Link instruction. Subsequent linkages are established through the use of Return and Link instructions, each of which transfers control to a previous program, or program segment, while simultaneously establishing the linkage for a subsequent return to this program or program segment.INTRODUCTIONCROSS REFERENCES TO RELATED APPLICATIONSU.S. Patent application of J. D. Dixon, one of the co-inventors herein, Ser. Nos. 866,425, filed Jan. 3, 1978 and 918,223, filed of even date herewith, both assigned to the assignee of the present invention, show and describe, but do not claim, portions of the invention claimed in the present invention.Type: GrantFiled: June 23, 1978Date of Patent: August 19, 1980Assignee: International Business Machines CorporationInventors: Jerry D. Dixon, Joel C. Leininger
-
Patent number: 4179738Abstract: A programmable control latch mechanism which is particularly useful in a microprocessor. One or more control latches are provided which can be set or reset under direct program control directly from the instruction register of a data processor by the loading therein of a unique program instruction. The unique instruction includes for each control latch two predetermined bit positions, one of which determines whether or not the control latch is to be changed and the other of which determines the binary value to which the control latch is to be changed. This enables anywhere from one to all of the control latches to be changed by a single instruction and enables each latch which is changed to be changed to any desired binary value. The control latch outputs can be used for storage page selection, direct control of external devices or circuits, selection of internal processor functions and the like.Type: GrantFiled: June 23, 1978Date of Patent: December 18, 1979Assignee: International Business Machines CorporationInventors: Peter T. Fairchild, Joel C. Leininger
-
Patent number: 4128876Abstract: An interface comprising normal asynchronous I/O interface hardware in combination with certain additional synchronizing connections is provided between a microcoded central processing unit (CPU) and a microcoded secondary processor (such as a floating point processor) for enabling these processors to function conjointly under common timing control as though they were natively attached to each other insofar as the execution of their respective microcodes is concerned.Type: GrantFiled: April 28, 1977Date of Patent: December 5, 1978Assignee: International Business Machines CorporationInventors: Richard N. Ames, Dick K. Hardin, Joel C. Leininger, George P. Taylor
-
Patent number: 4110832Abstract: This carry save adder (CSA) utilizes a pair of edge-triggered flip-flops as output manifesting elements at each CSA bit position, one of these flip-flops being the "sum trigger" which registers the half-sum value (herein called the "sum bit"), and the other flip-flop of the pair being the "carry trigger" which registers the carry value resulting from the binary addition performed by the CSA at that bit position. Each trigger has a latch portion for storing a sum or carry bit value that can be set or changed only at the leading edge of a clock pulse, being stable in the period between clock pulses. A latched sum or carry output bit value at any CSA bit position can be re-entered at any time as input to the same bit position or another CSA bit position, depending upon the operation to be performed (add, left or right shift, or complement). Each trigger also produces an unlatched output sum or carry value known as a "presum" or "precarry" bit.Type: GrantFiled: April 28, 1977Date of Patent: August 29, 1978Assignee: International Business Machines CorporationInventors: Joel C. Leininger, George P. Taylor