Patents by Inventor John C. Potter
John C. Potter has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9811690Abstract: Various integrated circuits protect hidden content e.g., embedded instruments, keys, data, etc.) using scan cell circuit(s). For example, a first scan cell circuit is connected to the hidden content, and a second scan cell circuit is connected to the first scan cell circuit forming all or part of a serial data path. The first scan cell circuit provides access to the hidden content whenever the first scan cell circuit is in a first specified state and prevents access whenever the first scan cell circuit is in a different state. The first scan cell circuit does not interrupt the serial data path when the first scan cell circuit is in the different state. The second scan cell circuit changes an operational characteristic of the first scan cell circuit whenever the second scan cell circuit is in a second specified state. In some cases, the second scan cell circuit can be eliminated.Type: GrantFiled: March 23, 2015Date of Patent: November 7, 2017Assignee: Southern Methodist UniversityInventors: Jennifer L. Dworak, Alfred L. Crouch, Adam Zygmontowicz, John C. Potter
-
Patent number: 9305186Abstract: A network of storage units has a data path which is at least a portion of the network. The network also has a key storage unit and a gateway storage unit. If the key storage unit stores a key value, the key storage unit transmits a key signal to the gateway storage unit. If the gateway storage unit does not store a gateway value or the key signal is not transmitted to the gateway storage unit, the gateway storage unit does not insert a data path segment in the data path. If the gateway storage unit stores a gateway value and the key signal is transmitted to the gateway storage unit, the gateway storage unit inserts the data path segment.Type: GrantFiled: October 7, 2014Date of Patent: April 5, 2016Assignee: ASSET INTERTECH, INC.Inventors: Alfred L. Crouch, John C. Potter
-
Publication number: 20150349968Abstract: Various integrated circuits protect hidden content e.g., embedded instruments, keys, data, etc.) using scan cell circuit(s). For example, a first scan cell circuit is connected to the hidden content, and a second scan cell circuit is connected to the first scan cell circuit forming all or part of a serial data path. The first scan cell circuit provides access to the hidden content whenever the first scan cell circuit is in a first specified state and prevents access whenever the first scan cell circuit is in a different state. The first scan cell circuit does not interrupt the serial data path when the first scan cell circuit is in the different state. The second scan cell circuit changes an operational characteristic of the first scan cell circuit whenever the second scan cell circuit is in a second specified state. In some cases, the second scan cell circuit can be eliminated.Type: ApplicationFiled: March 23, 2015Publication date: December 3, 2015Inventors: Jennifer L. Dworak, Alfred L. Crouch, Adam Zygmontowicz, John C. Potter
-
Publication number: 20150026822Abstract: A network of storage units has a data path which is at least a portion of the network. The network also has a key storage unit and a gateway storage unit. If the key storage unit stores a key value, the key storage unit transmits a key signal to the gateway storage unit. If the gateway storage unit does not store a gateway value or the key signal is not transmitted to the gateway storage unit, the gateway storage unit does not insert a data path segment in the data path. If the gateway storage unit stores a gateway value and the key signal is transmitted to the gateway storage unit, the gateway storage unit inserts the data path segment.Type: ApplicationFiled: October 7, 2014Publication date: January 22, 2015Inventors: Alfred L. Crouch, John C. Potter
-
Patent number: 8881301Abstract: A network of storage units has a data path which is at least a portion of the network. The network also has a key storage unit and a gateway storage unit. If the key storage unit stores a key value, the key storage unit transmits a key signal to the gateway storage unit. If the gateway storage unit does not store a gateway value or the key signal is not transmitted to the gateway storage unit, the gateway storage unit does not insert a data path segment in the data path. If the gateway storage unit stores a gateway value and the key signal is transmitted to the gateway storage unit, the gateway storage unit inserts the data path segment.Type: GrantFiled: October 5, 2010Date of Patent: November 4, 2014Assignee: Asset Intertech, Inc.Inventors: Alfred L. Crouch, John C. Potter
-
Patent number: 8615691Abstract: A process for improving design-limited yield by collecting test fail data, converting to electrical faults, and localizing to physical area on semiconductor die. The steps of identifying an area on a wafer containing a fault to enable the analysis of specific defects, accumulating data suitable for yield monitoring analysis based on pattern test failures logged on scan cells in scan chains on automatic test equipment, and translating scan cell and scan chain failure reports to geometric locations of electrical structures on wafers.Type: GrantFiled: March 6, 2007Date of Patent: December 24, 2013Assignee: Advantest (Singapore) Pte LtdInventors: Richard C Dokken, Gerald S. Chan, John C Potter, Alfred L Crouch
-
Publication number: 20110083195Abstract: A network of storage units has a data path which is at least a portion of the network. The network also has a key storage unit and a gateway storage unit. If the key storage unit stores a key value, the key storage unit transmits a key signal to the gateway storage unit. If the gateway storage unit does not store a gateway value or the key signal is not transmitted to the gateway storage unit, the gateway storage unit does not insert a data path segment in the data path. If the gateway storage unit stores a gateway value and the key signal is transmitted to the gateway storage unit, the gateway storage unit inserts the data path segment.Type: ApplicationFiled: October 5, 2010Publication date: April 7, 2011Inventors: Alfred L. Crouch, John C. Potter
-
Publication number: 20080091981Abstract: A process for improving design-limited yield by collecting test fail data, converting to electrical faults, and localizing to physical area on semiconductor die. The steps of identifying an area on a wafer containing a fault to enable the analysis of specific defects, accumulating data suitable for yield monitoring analysis based on pattern test failures logged on scan cells in scan chains on automatic test equipment, and translating scan cell and scan chain failure reports to geometric locations of electrical structures on wafers.Type: ApplicationFiled: March 6, 2007Publication date: April 17, 2008Applicant: INOVYS CORPORATIONInventors: RICHARD C. DOKKEN, Gerald S. Chan, John C. Potter, Alfred L. Crouch
-
Patent number: 6662328Abstract: A method of testing a logic device that includes the steps of identifying a first test vector corresponding to a test failure resulting from testing of the logic device (10), converting the first test vector from an input pin format into state data associated with the logic device (308), and searching the internal state data to identify a set of last shift transitions (312). A method of making a logic device having a specification frequency, the method including the steps of providing an integrated circuit, testing the integrated circuit using a scan test pattern at a frequency at least as great as the specification frequency (204), performing a diagnosis procedure to produce a diagnosis result (208), and producing the integrated circuit in a final form after the diagnosis result indicates a non-functional problem (212). The diagnosis result indicates at least one of a non-functional problem and a speed problem.Type: GrantFiled: June 21, 2000Date of Patent: December 9, 2003Assignee: Motorola, Inc.Inventors: Michael Alan Mateja, John C. Potter
-
Patent number: 6134689Abstract: A method of testing a logic device that includes the steps of identifying a first test vector corresponding to a test failure resulting from testing of the logic device (10), converting the first test vector from an input pin format into state data associated with the logic device, and searching the internal state data to identify a set of last shift transitions. A method of making a logic device having a specification frequency, the method including the steps of providing an integrated circuit, testing the integrated circuit using a scan test pattern at a frequency at least as great as the specification frequency, performing a diagnosis procedure to produce a diagnosis result, and producing the integrated circuit in a final form after the diagnosis result indicates a non-functional problem. The diagnosis result indicates at least one of a non-functional problem and a speed problem.Type: GrantFiled: February 12, 1998Date of Patent: October 17, 2000Assignee: Motorola Inc.Inventors: Michael Alan Mateja, John C. Potter
-
Patent number: 5073939Abstract: There is disclosed a dynamic time warping (DTW) apparatus for use in a speech recognition system which also performs wordspotting or speaker verification based on speech recognition techniques. The DTW apparatus has the capability of processing given different groups of coefficients and doing such processing to arrive at Euclidean and dynamic distances independent of the number of coefficients in the group. Essentially the DTW can process 8, 16 or 24 coefficients and provide distance measurements based on such coefficients which will enable the same stored template to be utilized in comparing speech utterances as defined by the coefficients with stored template data. The configuration of the DTW is such that rapid processing can occur whereby the unit can process a large number of frames in a relatively short period, as the number of frames processed is a function of the number of coefficients in the processed group and can process different numbered coefficients in a rapid and reliable manner.Type: GrantFiled: June 8, 1989Date of Patent: December 17, 1991Assignee: ITT CorporationInventors: George Vensko, Khuong B. Lieu, Steven A. Meloche, John C. Potter