Patents by Inventor John G. Pellerin
John G. Pellerin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7902599Abstract: Embodiments of an integrated circuit are provided. In one embodiment, the integrated circuit includes a substrate, a short channel (SC) device, and a long channel (LC) device. The short channel device includes an SC gate insulator overlying a first portion of the substrate, an SC metal gate overlying the SC gate insulator, a polycrystalline silicon layer overlying the metal gate, and a silicide layer formed on the polycrystalline silicon layer. The long channel (LC) device includes an LC gate insulator overlying a second portion of the substrate and an LC metal gate overlying the LC gate insulator. An etch stop layer overlies an upper surface of the substrate, and an interlayer dielectric overlies an upper surface of the etch stop layer. An SC cap is disposed in the interlayer dielectric, overlies the SC device, and is formed substantially from the same metal as is the LC metal gate.Type: GrantFiled: October 28, 2009Date of Patent: March 8, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Richard J. Carter, Michael J. Hargrove, George J. Kluth, John G. Pellerin
-
Patent number: 7723192Abstract: A method is provided for manufacturing an integrated circuit including a short channel (SC) device and a long channel (LC) device each overlaid by an interlayer dielectric. The SC device has an SC gate stack and the LC device initially has a dummy gate. In one embodiment, the method includes the steps of removing the dummy gate to form an LC device trench, and depositing metal gate material over the SC device and the LC device. The metal gate material contacts the SC gate stack and substantially fills the LC device trench.Type: GrantFiled: March 14, 2008Date of Patent: May 25, 2010Assignee: Advanced Micro Devices, Inc.Inventors: Richard J. Carter, Michael J. Hargrove, George J. Kluth, John G. Pellerin
-
Publication number: 20100044782Abstract: Embodiments of an integrated circuit are provided. In one embodiment, the integrated circuit includes a substrate, a short channel (SC) device, and a long channel (LC) device. The short channel device includes an SC gate insulator overlying a first portion of the substrate, an SC metal gate overlying the SC gate insulator, a polycrystalline silicon layer overlying the metal gate, and a silicide layer formed on the polycrystalline silicon layer. The long channel (LC) device includes an LC gate insulator overlying a second portion of the substrate and an LC metal gate overlying the LC gate insulator. An etch stop layer overlies an upper surface of the substrate, and an interlayer dielectric overlies an upper surface of the etch stop layer. An SC cap is disposed in the interlayer dielectric, overlies the device, and is formed substantially from the same metal as is the LC metal gate.Type: ApplicationFiled: October 28, 2009Publication date: February 25, 2010Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Richard J. CARTER, Michael J. HARGROVE, George J. KLUTH, John G. PELLERIN
-
Publication number: 20090230463Abstract: A method is provided for manufacturing an integrated circuit including a short channel (SC) device and a long channel (LC) device each overlaid by an interlayer dielectric. The SC device has an SC gate stack and the LC device initially has a dummy gate. In one embodiment, the method includes the steps of removing the dummy gate to form an LC device trench, and depositing metal gate material over the SC device and the LC device. The metal gate material contacts the SC gate stack and substantially fills the LC device trench.Type: ApplicationFiled: March 14, 2008Publication date: September 17, 2009Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Richard J. CARTER, Michael J. HARGROVE, George J. KLUTH, John G. PELLERIN
-
Patent number: 7253484Abstract: A multiple-channel semiconductor device has fully or partially depleted quantum wells and is especially useful in ultra large scale integration devices, such as CMOSFETs. Multiple channel regions are provided on a substrate with a gate electrode formed on the uppermost channel region, separated by a gate oxide, for example. The vertical stacking of multiple channels and the gate electrode permit increased drive current in a semiconductor device without increasing the silicon area occupied by the device.Type: GrantFiled: June 2, 2006Date of Patent: August 7, 2007Assignee: Advanced Micro Devices, Inc.Inventors: James N. Pan, John G. Pellerin, Jon Cheek
-
Patent number: 7223698Abstract: A method of forming a shallow trench isolation (STI) region in a silicon substrate creates an STI region that extends above a top surface of the silicon substrate. A planarizing dielectric layer is formed on the substrate and extends above the field oxide regions. The planarizing dielectric layer is removed by chemical mechanical polishing or blanket etch back, for example, as well as those portions of the field oxide regions that extend above the top surface of the substrate and the active regions. The step height is thereby eliminated or significantly reduced.Type: GrantFiled: February 10, 2005Date of Patent: May 29, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Douglas J. Bonser, Srikanteswara Dakshina-Murthy, Mark C. Kelling, John G. Pellerin, Johannes F. Groschopf, Edward Asuka Nomura
-
Patent number: 7091106Abstract: STI divot formation is eliminated or substantially reduced by employing a very thin nitride polish stop layer, e.g., no thicker than 400 ?. The very thin nitride polish stop layer is retained in place during subsequent masking, implanting and cleaning steps to form dopant regions, and is removed prior to gate oxide and gate electrode formation.Type: GrantFiled: March 4, 2004Date of Patent: August 15, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Douglas J. Bonser, Johannes F. Groschopf, Srikanteswara Dakshina-Murthy, John G. Pellerin, Jon D. Cheek
-
Patent number: 7074657Abstract: A multiple-channel semiconductor device has fully or partially depleted quantum wells and is especially useful in ultra large scale integration devices, such as CMOSFETs. Multiple channel regions are provided on a substrate with a gate electrode formed on the uppermost channel region, separated by a gate oxide, for example. The vertical stacking of multiple channels and the gate electrode permit increased drive current in a semiconductor device without increasing the silicon area occupied by the device.Type: GrantFiled: November 14, 2003Date of Patent: July 11, 2006Assignee: Advanced Micro Devices, Inc.Inventors: James N. Pan, John G. Pellerin, Jon Cheek
-
Patent number: 6780776Abstract: A method of forming a semiconductor device provides a gate electrode on a substrate and forms a polysilicon reoxidation layer over the substrate and the gate electrode. A nitride layer is deposited over the polysilicon reoxidation layer and anisotropically etched The etching stops on the polysilicon reoxidation layer, with nitride offset spacers being formed on the gate electrode. The use of the polysilicon reoxidation layer as an etch stop layer prevents the gouging of the silicon substrate underneath the nitride layer, while allowing the offset spacers to be formed.Type: GrantFiled: December 20, 2001Date of Patent: August 24, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Wen-Jie Qi, John G. Pellerin, William G. En, Mark W. Michael, Darin A. Chan
-
Patent number: 6764917Abstract: A method of manufacturing a semiconductor device includes providing a silicon semiconductor layer over an insulating layer, and partially removing a first portion of the silicon layer. The silicon layer includes the first portion and a second portion, and a thickness of the second portion is greater than a thickness of the first portion. Initially, the first and second portions of the silicon layer initially can have the same thickness. A semiconductor device is also disclosed.Type: GrantFiled: December 20, 2001Date of Patent: July 20, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Darin A. Chan, William G. En, John G. Pellerin, Mark W. Michael
-
Patent number: 6713357Abstract: The present invention relates to a method for fabricating MOS transistors with reduced parasitic capacitance. The present invention is based upon recognition that the parasitic capacitance of MOS transistors, such as are utilized in the manufacture of CMOS and IC devices, can be reduced by use of sidewall spacers having an optimized cross-sectional shape, in conjunction with an overlying insulator layer comprised of a low-k dielectric material.Type: GrantFiled: December 20, 2001Date of Patent: March 30, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Hai Hong Wang, Mark W. Michael, Wen-Jie Qi, William G. En, John G. Pellerin
-
Patent number: 6580122Abstract: The present invention is directed to a transistor having an enhanced width dimension and a method of making same. In one illustrative embodiment, the transistor comprises a semiconducting substrate, a recessed isolation structure formed in the substrate, the isolation structure defining a recess thereabove, a gate electrode and a gate insulation layer positioned above the substrate, a portion of the gate electrode and the gate insulation layer extending into the recess above the recessed isolation structure, and a source region and a drain region formed in the substrate. In another illustrative embodiment, the transistor comprises a semiconducting substrate, a recessed isolation structure that defines an active area having an upper surface and an exposed sidewall surface, a gate insulation layer and a gate electrode positioned above a portion of the upper surface and a portion of the exposed sidewall surface of the active area, and a source region and a drain region formed in the active area.Type: GrantFiled: March 20, 2001Date of Patent: June 17, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Derick J. Wristers, Jon D. Cheek, John G. Pellerin
-
Publication number: 20020137268Abstract: A transistor, comprising a semiconducting substrate, a gate insulation layer positioned above the substrate, a gate electrode positioned above the gate insulation layer, a plurality of source/drain regions formed in the substrate, a first and a second sidewall spacer positioned adjacent the gate electrode, and a metal silicide layer formed above each of the source/drain regions, a portion of the metal silicide layer being positioned adjacent the first sidewall spacer and under the second sidewall spacer.Type: ApplicationFiled: March 20, 2001Publication date: September 26, 2002Inventors: John G. Pellerin, Jon D. Cheek, Robert Dawson, Frederick N. Hause, Scott D. Luning
-
Patent number: 6406964Abstract: The present invention is directed to a method of forming a transistor. In one embodiment, the method comprises providing a substrate, the substrate being doped with a first type of dopant material, forming a transistor above the substrate in an active area of the substrate as defined by an isolation structure, and performing at least one ion implant process to implant dopant atoms in the substrate adjacent the gate electrode of the transistor. The method further comprises performing at least two angled ion implant processes on the transistor with a dopant material that is of an opposite type to the first type of dopant material and performing at least one anneal process.Type: GrantFiled: November 1, 2000Date of Patent: June 18, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Derick J. Wristers, Jon D. Cheek, John G. Pellerin
-
Patent number: 6399493Abstract: Various methods of fabricating a silicide film and structures incorporating the same are provided. In one aspect, a method of fabricating a silicide film is provided that includes providing a silicon surface and etching the silicon surface at between isotropic and anisotropic etching conditions to define a plurality of oblique surfaces thereon and thereby increase the surface area of the silicon surface. A silicide-forming material is deposited on the plurality of oblique surfaces and the silicon surface is heated to react the silicide-forming material therewith and form silicide. The roughing of the silicon surface facilitates metal-silicide reactions.Type: GrantFiled: May 17, 2001Date of Patent: June 4, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Robert Dawson, Jon D. Cheek, John G. Pellerin
-
Patent number: 6228758Abstract: A method of forming conductive interconnections on an integrated circuit device and an integrated circuit device comprising the same is disclosed. The method is comprised of forming first and second layers of dielectric materials that are selectively etchable with respect to one another. The method also comprises forming the second layer above the first layer and in a previously defined opening in the first layer. The method further comprises removing portions of the second layer to define an opening therein and to remove the portion of the second layer previously deposited in the opening in the first layer. Thereafter, a conductive material is positioned in both of the openings in the first and second layers. The integrated circuit device is comprised of first and second layers of dielectric material having openings formed therein and an integrally formed conductive structure formed only in the openings in the first and second layers.Type: GrantFiled: October 14, 1998Date of Patent: May 8, 2001Assignee: Advanced Micro Devices, Inc.Inventors: John G. Pellerin, Thomas Werner
-
Patent number: 6191030Abstract: In a photo-lithographic step for providing contact points to lower layers of a semiconductor device, an anti-reflective coating (ARC) layer, such as FLARE 2.0™, is used to provide a good contact points to an underlayer. After the contact points are made, the anti-reflective coating layer is removed, with the removal being performed in a same step in which a photo-resist is removed from the semiconductor device. In an alternative configuration, the ARC layer remains in the semiconductor device after the fabrication process is competed, thereby acting as an interlayer dielectric during operation of the semiconductor device.Type: GrantFiled: November 5, 1999Date of Patent: February 20, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Ramkumar Subramanian, Suzette K. Pangrle, John G. Pellerin, Ernesto A. Gallardo
-
Patent number: 5986344Abstract: In a photo-lithographic step for providing contact points to lower layers of a semiconductor device, an anti-reflective coating (ARC) layer, such as FLARE 2.0.TM., is used to provide a good contact points to an underlayer. After the contact points are made, the anti-reflective coating layer is removed, with the removal being performed in a same step in which a photo-resist is removed from the semiconductor device. In an alternative configuration, the ARC layer remains in the semiconductor device after the fabrication process is competed, thereby acting as an interlayer dielectric during operation of the semiconductor device.Type: GrantFiled: April 14, 1998Date of Patent: November 16, 1999Assignee: Advanced Micro Devices, Inc.Inventors: Ramkumar Subramanion, Suzette K. Pangrle, John G. Pellerin, Ernesto A. Gallardo