Patents by Inventor John Kriz
John Kriz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8130030Abstract: A method includes controllably generating a first bias voltage from a supply voltage to be within an upper tolerable limit of an operating voltage of an IO receiver, and controllably generating a second bias voltage from an external voltage supplied through an IO pad to be within the upper tolerable limit of the operating voltage of the IO receiver. The method also includes deriving an output voltage from the first bias voltage during a normal condition and a tolerant condition, and deriving the output voltage from the second bias voltage during a failsafe condition. The tolerant condition is a mode of operation where the external voltage supplied through the IO pad varies from zero to a value higher than the supply voltage, and the failsafe condition is a mode of operation where the supply voltage is zero.Type: GrantFiled: October 31, 2009Date of Patent: March 6, 2012Assignee: LSI CorporationInventors: Pankaj Kumar, Pramod Elamannu Parameswaran, Makeshwar Kothandaraman, Vani Deshpande, John Kriz
-
Patent number: 8125267Abstract: A method includes controllably generating a first bias voltage from a supply voltage to be within an upper tolerable limit of an operating voltage of one or more constituent active circuit element(s) of an Input/Output (IO) core device of an integrated circuit (IC) to be interfaced with an IO pad, and controllably generating a second bias voltage from an external voltage supplied through the IO pad to be within the upper tolerable limit of the operating voltage of the one or more constituent active circuit element(s) of the IO core device to be interfaced with the IO pad. The method also includes controllably utilizing a control signal generated by the IO core to derive an output bias voltage from the first bias voltage during a driver mode of operation or the second bias voltage during a failsafe mode of operation and a tolerant mode of operation.Type: GrantFiled: September 24, 2010Date of Patent: February 28, 2012Assignee: LSI CorporationInventors: Pankaj Kumar, Pramod E Parameswaran, Makeshwar Kothandaraman, Vani Deshpande, John Kriz
-
Publication number: 20110102045Abstract: A method includes controllably generating a first bias voltage from a supply voltage to be within an upper tolerable limit of an operating voltage of an IO receiver, and controllably generating a second bias voltage from an external voltage supplied through an IO pad to be within the upper tolerable limit of the operating voltage of the IO receiver. The method also includes deriving an output voltage from the first bias voltage during a normal condition and a tolerant condition, and deriving the output voltage from the second bias voltage during a failsafe condition. The tolerant condition is a mode of operation where the external voltage supplied through the IO pad varies from zero to a value higher than the supply voltage, and the failsafe condition is a mode of operation where the supply voltage is zero.Type: ApplicationFiled: October 31, 2009Publication date: May 5, 2011Inventors: PANKAJ KUMAR, Pramod Elamannu Parameswaran, Makeshwar Kothandaraman, Vani Deshpande, John Kriz
-
Publication number: 20110102046Abstract: A method includes controllably generating a first bias voltage from a supply voltage to be within an upper tolerable limit of an operating voltage of one or more constituent active circuit element(s) of an Input/Output (IO) core device of an integrated circuit (IC) to be interfaced with an IO pad, and controllably generating a second bias voltage from an external voltage supplied through the IO pad to be within the upper tolerable limit of the operating voltage of the one or more constituent active circuit element(s) of the IO core device to be interfaced with the IO pad. The method also includes controllably utilizing a control signal generated by the IO core to derive an output bias voltage from the first bias voltage during a driver mode of operation or the second bias voltage during a failsafe mode of operation and a tolerant mode of operation.Type: ApplicationFiled: October 31, 2009Publication date: May 5, 2011Inventors: PANKAJ KUMAR, Pramod Elamannu Parameswaran, Makeshwar Kothandaraman, Vani Deshpande, John Kriz
-
Publication number: 20110102048Abstract: A method includes controllably generating a first bias voltage from a supply voltage to be within an upper tolerable limit of an operating voltage of one or more constituent active circuit element(s) of an Input/Output (IO) core device of an integrated circuit (IC) to be interfaced with an IO pad, and controllably generating a second bias voltage from an external voltage supplied through the IO pad to be within the upper tolerable limit of the operating voltage of the one or more constituent active circuit element(s) of the IO core device to be interfaced with the IO pad. The method also includes controllably utilizing a control signal generated by the IO core to derive an output bias voltage from the first bias voltage during a driver mode of operation or the second bias voltage during a failsafe mode of operation and a tolerant mode of operation.Type: ApplicationFiled: September 24, 2010Publication date: May 5, 2011Applicant: LSI CorporationInventors: Pankaj Kumar, Pramod Elamannu Parameswaran, Makeshwar Kothandaraman, Vani Deshpande, John Kriz
-
Patent number: 7936209Abstract: Described embodiments provide for protecting from DC and transient over-voltage conditions an input/output (“I/O”) buffer having first and second I/O transistors. The first I/O transistor is coupled to a first over-voltage protection circuit adapted to prevent an over-voltage condition on at least the first I/O transistor. The second I/O transistor is coupled to a second over-voltage protection circuit adapted to prevent an over-voltage condition on at least the second I/O transistor. First and second bias voltages are generated from an operating voltage of the buffer. A third bias voltage is generated from either i) the first bias voltage, or ii) an output signal voltage of the buffer and a fourth bias voltage is generated from either i) the second bias voltage, or ii) the output signal voltage of the buffer. The third and fourth bias voltages are provided to the first and second over-voltage protection circuits, respectively.Type: GrantFiled: April 23, 2009Date of Patent: May 3, 2011Assignee: LSI CorporationInventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John Kriz, Jeffrey Nagy, Yehuda Smooha, Pankaj Kumar
-
Patent number: 7902904Abstract: Disclosed is a bias circuit with a first resistor connected between the supply voltage and a feedback node. Resistors are connected in series between the feedback node and the reference supply voltage. The connections between the resistors define at least one bias voltage. A second resistor is connected between the feedback node and a first drain node. A first field-effect transistor has a first gate node, the first drain node, and a first source node. The gate node is connected to the first supply voltage. A second field-effect transistor has a second gate node, a second drain node, and a second source node. The second drain node is connected to the first source node. The second gate node is connected to the bias voltage. The second source node is connected to an output signal node. The output signal node capable of experiencing an overshoot voltage.Type: GrantFiled: December 9, 2008Date of Patent: March 8, 2011Assignee: LSI CorporationInventors: Pankaj Kumar, Makeshwar Kothandaraman, Dipankar Bhattacharya, John Kriz, Jeffrey J. Nagy, Pramod Elamannu Parameswaran
-
Patent number: 7876132Abstract: A circuit includes a first comparator block configured to output a voltage equal to a higher of a supply voltage and a bias voltage, a second comparator block configured to output a voltage equal to a higher of the bias voltage and an external voltage supplied through an Input/Output (IO) pad, and a third comparator block configured to output a voltage equal to a higher of the output of the first comparator block and the output of the second comparator block. A voltage across one or more constituent active element(s) of each of the first comparator block, the second comparator block, and the third comparator block is within an upper tolerable limit thereof during each of a normal operation, a failsafe operation, and a tolerant operation.Type: GrantFiled: October 16, 2009Date of Patent: January 25, 2011Assignee: LSI CorporationInventors: Pankaj Kumar, Pramod Elamannu Parameswaran, Makeshwar Kothandaraman, Vani Deshpande, John Kriz
-
Publication number: 20100271118Abstract: Described embodiments provide for protecting from DC and transient over-voltage conditions an input/output (“I/O”) buffer having first and second I/O transistors. The first I/O transistor is coupled to a first over-voltage protection circuit adapted to prevent an over-voltage condition on at least the first I/O transistor. The second I/O transistor is coupled to a second over-voltage protection circuit adapted to prevent an over-voltage condition on at least the second I/O transistor. First and second bias voltages are generated from an operating voltage of the buffer. A third bias voltage is generated from either i) the first bias voltage, or ii) an output signal voltage of the buffer and a fourth bias voltage is generated from either i) the second bias voltage, or ii) the output signal voltage of the buffer. The third and fourth bias voltages are provided to the first and second over-voltage protection circuits, respectively.Type: ApplicationFiled: April 23, 2009Publication date: October 28, 2010Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John Kriz, Jeffrey Nagy, Yehuda Smooha, Pankaj Kumar
-
Publication number: 20100141334Abstract: Disclosed is a bias circuit with a first resistor connected between the supply voltage and a feedback node. Resistors are connected in series between the feedback node and the reference supply voltage. The connections between the resistors define at least one bias voltage. A second resistor is connected between the feedback node and a first drain node. A first field-effect transistor has a first gate node, the first drain node, and a first source node. The gate node is connected to the first supply voltage. A second field-effect transistor has a second gate node, a second drain node, and a second source node. The second drain node is connected to the first source node. The second gate node is connected to the bias voltage. The second source node is connected to an output signal node. The output signal node capable of experiencing an overshoot voltage.Type: ApplicationFiled: December 9, 2008Publication date: June 10, 2010Inventors: Pankaj Kumar, Makeshwar Kothandaraman, Dipankar Bhattacharya, John Kriz, Jeffrey J. Nagy, Pramod Elamannu Parameswaran
-
Patent number: 7529070Abstract: An ESD clamp circuit for use between separate power rails. An ESD clamp is based on a wide nMOSFET. A symmetrical circuit is designed vis-à-vis the two power rails, with respect to ground, allowing discharge of an ESD surge in both polarities of stress. An nMOSFET device drives the gate of a large nMOSFET (e.g., having a device width between 1000 and 10,000 microns). The large power rail-to-power rail nMOSFET has its gate controlled by the output inverter stage of either ESD detection circuit connected to a respective power supply rail. The gate is switched to a common ground during normal operation of the integrated circuit.Type: GrantFiled: March 11, 2005Date of Patent: May 5, 2009Assignee: Agere Systems Inc.Inventors: Dipankar Bhattacharya, John Kriz, Che Coi Leung, Duane J. Loeper, Yehuda Smooha
-
Publication number: 20070229157Abstract: A circuit having an enhanced input signal range includes a differential amplifier operative to receive at least first and second signals and to amplify a difference between the first and second signals. The differential amplifier generates a difference signal at an output thereof which is a function of the difference between the first and second signals. The differential amplifier includes an input stage having at least first and second transistors operative to receive the first and second signals, respectively, each of the first and second transistors having a first threshold voltage associated therewith, and a load including at least third and fourth transistors having a second threshold voltage associated therewith, the first threshold voltage being greater than the second threshold voltage.Type: ApplicationFiled: March 30, 2006Publication date: October 4, 2007Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John Kriz, Bernard Morris
-
Publication number: 20070176635Abstract: A voltage level translator circuit for translating an input signal referenced to a first voltage supply to an output signal referenced to a second voltage supply includes an input stage for receiving the input signal, the input stage including at least one transistor device having a first threshold voltage associated therewith. The voltage level translator circuit further includes a latch circuit operative to store a signal representative of a logic state of the input signal, the latch circuit including at least one transistor device having a second threshold voltage associated therewith, the second threshold voltage being greater than the first threshold voltage. A voltage clamp circuit is connected between the input stage and the latch circuit. The voltage clamp circuit is operative to limit a voltage across the input stage, an amplitude of the voltage across the input stage being controlled as a function of a voltage difference between the first and second voltage supplies.Type: ApplicationFiled: January 27, 2006Publication date: August 2, 2007Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John Kriz, Bernard Morris, Joseph Simko
-
Publication number: 20070115030Abstract: A differential buffer circuit includes a current source, a current sink, and a switching circuit connected to the current source at a first node and connected to the current sink at a second node. The switching circuit is operative to selectively control a direction of current flowing through differential outputs of the buffer circuit in response to at least a first control signal. The buffer circuit further includes a common mode detection circuit and a common mode control circuit. The common mode detection circuit is operative to detect an output common mode voltage of the buffer circuit and to generate a second control signal representative of the output common mode voltage. The common mode control circuit includes a first terminal connected to the current source and a second terminal connected to the current sink. The common mode control circuit is operative to selectively control the output common mode voltage of the buffer circuit as a function of the second control signal.Type: ApplicationFiled: November 23, 2005Publication date: May 24, 2007Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John Kriz, Bernard Morris
-
Publication number: 20070075748Abstract: A circuit for defining a voltage potential of a floating well in which is formed at least one metal-oxide-semiconductor device includes a sense circuit operative to detect a voltage at a node to which the floating well is connected and to generate a control signal indicative of whether the voltage at the node is substantially within a voltage range. A lower value of the voltage range is substantially equal to a threshold voltage below a first supply voltage of the circuit. An upper value of the voltage range is substantially equal to a threshold voltage above the first supply voltage. The circuit for defining the voltage potential of the floating well further includes a voltage generator circuit operative to receive the control signal and to generate a bias signal for setting a voltage potential of the well in response to the control signal, the bias signal being controlled throughout the voltage range.Type: ApplicationFiled: September 30, 2005Publication date: April 5, 2007Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John Kriz, Duane Loeper, Bernard Morris, Yehuda Smooha
-
Publication number: 20070046338Abstract: A buffer circuit operative at multiple power supply voltage levels includes first and second buffers, the first buffer being configured for operation with a first voltage source and the second buffer being operative with a second voltage source. The buffer circuit further includes a controllable isolation circuit. An output of the first buffer connects to an external pad of the buffer circuit, and an output of the second buffer connects to the pad via the isolation circuit. The buffer circuit is selectively operative in at least a first mode or a second mode in response to at least a first control signal. The isolation circuit is operative in the first mode to substantially isolate the second buffer from the external pad and is operative in the second mode to connect the output of the second buffer to the external pad.Type: ApplicationFiled: August 30, 2005Publication date: March 1, 2007Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John Kriz, Bernard Morris, Yehuda Smooha
-
Publication number: 20070019348Abstract: A buffer circuit having enhanced overvoltage protection includes core buffer circuitry couplable to a first voltage source having a first voltage level. The core buffer circuitry is configured to receive a first signal and to generate a second signal which is a function of the first signal. The buffer circuit further includes a protection circuit coupled between the core buffer circuitry and a signal pad. The protection circuit is operative: (i) to clamp the first signal to about the first voltage level when a third signal received at the signal pad exceeds the first voltage level by a first amount; and (ii) to generate the first signal being substantially equal to the third signal when the third signal is less than or substantially equal to the first voltage level.Type: ApplicationFiled: June 28, 2005Publication date: January 25, 2007Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John Kriz, Bernard Morris
-
Publication number: 20060220684Abstract: A buffer circuit is configured to generate an output signal which is a function of an input signal received by the buffer circuit, the buffer circuit being selectively operative in one of at least two modes in response to a control signal. In a first mode, the buffer circuit is configured to provide a low output impedance, characteristic of a digital buffer. In a second mode, the buffer circuit is configured to limit an output current of the buffer circuit. The control signal is indicative of a level of the output signal of the buffer circuit.Type: ApplicationFiled: March 31, 2005Publication date: October 5, 2006Inventors: Samuel Khoo, John Kriz, Bernard Morris
-
Publication number: 20060203405Abstract: An ESD clamp circuit for use between separate power rails. An ESD clamp is based on a wide nMOSFET. A symmetrical circuit is designed vis-à-vis the two power rails, with respect to ground, allowing discharge of an ESD surge in both polarities of stress. An nMOSFET device drives the gate of a large nMOSFET (e.g., having a device width between 1000 and 10,000 microns). The large power rail-to-power rail nMOSFET has its gate controlled by the output inverter stage of either ESD detection circuit connected to a respective power supply rail. The gate is switched to a common ground during normal operation of the integrated circuit.Type: ApplicationFiled: March 11, 2005Publication date: September 14, 2006Inventors: Dipankar Bhattacharya, John Kriz, Che Leung, Duane Loeper, Yehuda Smooha
-
Publication number: 20060192587Abstract: A voltage level translator circuit is selectively operable in one of at least two modes in response to a control signal. In a first mode, the voltage level translator circuit is operative to translate an input signal referenced to a first source providing a first voltage to an output signal referenced to a second source providing a second voltage. In a second mode, the voltage level translator circuit is operative to provide a signal path from an input of the voltage translator circuit to an output thereof without translating the input signal. The control signal is indicative of a difference between the first voltage and the second voltage.Type: ApplicationFiled: February 25, 2005Publication date: August 31, 2006Inventors: Dipankar Bhattacharya, Makeshwar Kothandaraman, John Kriz, Bernard Morris, Yehuda Smooha