Patents by Inventor John Montrym
John Montrym has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080284786Abstract: A floating point rasterization and frame buffer in a computer system graphics program. The rasterization, fog, lighting, texturing, blending, and antialiasing processes operate on floating point values. In one embodiment, a 16-bit floating point format consisting of one sign bit, ten mantissa bits, and five exponent bits (s10e5), is used to optimize the range and precision afforded by the 16 available bits of information. In other embodiments, the floating point format can be defined in the manner preferred in order to achieve a desired range and precision of the data stored in the frame buffer. The final floating point values corresponding to pixel attributes are stored in a frame buffer and eventually read and drawn for display. The graphics program can operate directly on the data in the frame buffer without losing any of the desired range and precision of the data.Type: ApplicationFiled: July 7, 2008Publication date: November 20, 2008Applicant: SILICON GRAPHICS, INC.Inventors: John M. Airey, Mark S. Peercy, Robert A. Drebin, John Montrym, David L. Dignam, Christopher J. Migdal, Danny D. Loh
-
Publication number: 20070162624Abstract: The present invention pertains to a configurable PCI-Express switch. The configurable PCI-Express switch includes a differential I/O interface capable of being configured in a first configuration or a second configuration. In the first configuration, the differential I/O interface implements a PCI-Express interface with a coupled device. In the second configuration, the differential I/O interface implements a differential interface other than PCI-Express with the coupled device. The configurable PCI-Express switch also includes a switching unit capable of configuring the differential I/O interface in the first configuration or the second configuration.Type: ApplicationFiled: December 12, 2005Publication date: July 12, 2007Inventors: Anthony Tamasi, Barry Wagner, John Montrym
-
Publication number: 20070159488Abstract: A parallel array architecture for a graphics processor includes a multithreaded core array including a plurality of processing clusters, each processing cluster including at least one processing core operable to execute a pixel shader program that generates pixel data from coverage data; a rasterizer configured to generate coverage data for each of a plurality of pixels; and pixel distribution logic configured to deliver the coverage data from the rasterizer to one of the processing clusters in the multithreaded core array. The pixel distribution logic selects one of the processing clusters to which the coverage data for a first pixel is delivered based at least in part on a location of the first pixel within an image area. The processing clusters can be mapped directly to the frame buffers partitions without a crossbar so that pixel data is delivered directly from the processing cluster to the appropriate frame buffer partitions.Type: ApplicationFiled: December 15, 2006Publication date: July 12, 2007Applicant: NVIDIA CorporationInventors: John Danskin, John Montrym, John Lindholm, Steven Molnar, Mark French
-
Publication number: 20070139440Abstract: A method for rendering adjacent polygons. The method includes determining when a first polygon and a second polygon have an abutting edge. If an abutting edge exists, a majority status is assigned to a pixel on the abutting edge. A first color of the first polygon or a second color of the second polygon is then allocated to the pixel in accordance with the majority status.Type: ApplicationFiled: December 19, 2005Publication date: June 21, 2007Inventors: Franklin Crow, John Montrym
-
Publication number: 20070126756Abstract: A memory access technique, in accordance with one embodiment of the present invention, includes selectively overriding attributes contained in a translation lookaside buffer or page table data structure with attributes contained in a context specifier.Type: ApplicationFiled: October 24, 2006Publication date: June 7, 2007Inventors: David Glasco, John Montrym
-
Patent number: 7064763Abstract: A graphics pipeline system and method are provided for graphics processing. Such system includes a transform module positioned on a single semiconductor platform for transforming graphics data from object space to screen space. Coupled to the transform module is a lighting module which is positioned on the single semiconductor platform for lighting the graphics data. Also included is a rasterizer coupled to the lighting module and positioned on the single semiconductor platform for rendering the graphics data.Type: GrantFiled: June 28, 2002Date of Patent: June 20, 2006Assignee: NVIDIA CorporationInventors: John Erik Lindholm, Simon Moy, Kevin Dawallu, Mingjian Yang, John Montrym, David B. Kirk, Paolo E. Sabella, Matthew N. Papakipos, Douglas A. Voorhies, Nicholas J. Foskett
-
Patent number: 7050055Abstract: A graphics pipeline system and associated method are provided for graphics processing. Such system includes a transform module adapted for receiving graphics data. The transform module serves to transform the graphics data from a first space to a second space. Coupled to the transform module is a lighting module which is positioned on the single semiconductor platform for lighting the graphics data. During use, the graphics pipeline system is capable of carrying out a fog and blending operation.Type: GrantFiled: June 28, 2002Date of Patent: May 23, 2006Assignee: NVIDIA CorporationInventors: John Erik Lindholm, Simon Moy, Kevin Dawallu, Mingjian Yang, John Montrym, David B. Kirk, Paolo E. Sabella, Matthew N. Papakipos, Douglas A. Voorhies, Nicholas J. Foskett
-
Patent number: 7034829Abstract: A graphics pipeline system with an integrated masking operation is provided. Included is a transform module adapted for being coupled to a buffer to receive graphics data therefrom. Such transform module is positioned on a single semiconductor platform for transforming the graphics data from a first space to a second space. Also included is a lighting module coupled to the transform module and positioned on the same single semiconductor platform as the transform module. The lighting modules serves for performing lighting operations on the graphics data received from the transform module. In use, a masking operation is further performed on the single semiconductor platform.Type: GrantFiled: September 20, 2001Date of Patent: April 25, 2006Assignee: Nvidia CorporationInventors: John Erik Lindholm, Simon Moy, Kevin Dawallu, Mingjian Yang, John Montrym, David B. Kirk, Paolo E. Sabella, Matthew N. Papakipos, Douglas A. Voorhies, Nicholas J. Foskett
-
Patent number: 7002577Abstract: A graphics pipeline system and associated method are provided with an integrated clipping operation. First included is a transform module positioned on a single semiconductor platform for transforming graphics data from a first space to a second space. Also provided is a lighting module positioned on the same single semiconductor platform as the transform module. The lighting module is adapted for performing lighting operations on the graphics data. A clipping operation is also performed utilizing the single semiconductor platform.Type: GrantFiled: June 28, 2002Date of Patent: February 21, 2006Assignee: NVIDIA CorporationInventors: John Erik Lindholm, Simon Moy, Kevin Dawallu, Mingjian Yang, John Montrym, David B. Kirk, Paolo E. Sabella, Matthew N. Papakipos, Douglas A. Voorhies, Nicholas J. Foskett
-
Patent number: 6992667Abstract: A graphics hardware system and method are provided for graphics processing. Such system includes a transform module positioned on a single semiconductor platform for transforming graphics data. Coupled to the transform module is a lighting module which is positioned on the single semiconductor platform for lighting the graphics data. Also included is a rasterizer coupled to the lighting module and positioned on the single semiconductor platform for rendering the graphics data. As an option, the graphics hardware system may further be equipped with skinning, swizzling and masking capabilities.Type: GrantFiled: March 31, 2003Date of Patent: January 31, 2006Assignee: NVIDIA CorporationInventors: John Erik Lindholm, Simon Moy, Kevin Dawallu, Mingjian Yang, John Montrym, David B. Kirk, Paolo E. Sabella, Matthew N. Papakipos, Douglas A. Voorhies, Nicholas J. Foskett
-
Publication number: 20060004536Abstract: The present invention systems and methods facilitate configuration of functional components included in a remotely located integrated circuit die. In one exemplary implementation, a die functional component reconfiguration request process is engaged in wherein a system requests a reconfiguration code from a remote centralized resource. A reconfiguration code production process is executed in which a request for a reconfiguration code and a permission indicator are received, validity of permission indicator is analyzed, and a reconfiguration code is provided if the permission indicator is valid. A die functional component configuration process is performed on the die when an appropriate reconfiguration code is received by the die. The functional component configuration process includes directing alteration of a functional component configuration. Workflow is diverted from disabled functional components to enabled functional components.Type: ApplicationFiled: December 18, 2003Publication date: January 5, 2006Inventors: Michael Diamond, John Montrym, James Van Dyke, Michael Nagy, Sean Treichler
-
Patent number: 6980208Abstract: A system, method and computer program product are provided for performing depth testing and blending operations in a first mode and a second mode. In the first mode, a circuit processes a first number (m) of first pixels per clock cycle, each of the first pixels including both color values and depth values. In the second mode, the circuit processes a second number (n) of second pixels per clock cycle. Each of the second pixels includes the depth values and not the color values. Further, the second number (n) is greater than the first number (m).Type: GrantFiled: September 3, 2002Date of Patent: December 27, 2005Assignee: NVIDIA CorporationInventors: John Montrym, Jonah M. Alben, Sean Treichler, John M. Danskin, Gary Tarolli
-
Patent number: 6975319Abstract: A system, method and article of manufacture are provided for calculating a level of detail (LOD) value for use during computer graphics processing. First, a plurality of geometrically arranged coordinates is identified. A distance value is computed based on the geometrically arranged coordinates. A LOD value is then calculated using the distance value for use during computer graphics processing. In one embodiment, a derivative value is estimated based on the geometrically arranged coordinates, and the distance value is computed based on the derivative value.Type: GrantFiled: March 24, 2000Date of Patent: December 13, 2005Assignee: NVIDIA CorporationInventors: Walter E. Donovan, John Montrym
-
Publication number: 20050261863Abstract: The present invention systems and methods enable configuration of functional components in integrated circuits. A present invention system and method can flexibly change the operational characteristics of functional components in an integrated circuit die based upon a variety of factors, including if the die has a defective component. An indication of the defective functional component identification is received. A determination is made if the defective functional component is one of a plurality of similar functional components that can provide the same functionality. The other similar components can be examined to determine if they are parallel components to the defective functional component. The defective functional component is disabled if it is one of the plurality of similar functional components and another component can handle the workflow that would otherwise be assigned to the defective component. Workflow is diverted from the disabled component to other similar functional components.Type: ApplicationFiled: December 18, 2003Publication date: November 24, 2005Inventors: James Van Dyke, John Montrym, Michael Nagy, Sean Treichler
-
Publication number: 20050251761Abstract: The present invention systems and methods enable configuration of functional components in integrated circuits. A present invention system and method can flexibly change the operational characteristics of functional components in an integrated circuit die based upon a variety of factors. In one embodiment, manufacturing yields, compatibility characteristics, performance requirements, and system health (e.g., the number of components operating properly) are factored into changes to the operational characteristics of functional components. In one exemplary implementation, the changes to operational characteristics of a functional component are coordinated with changes to other functional components. Workflow scheduling and distribution is also adjusted based upon the changes to the operational characteristics of the functional components. For example, a functional component configuration controller changes the operational characteristics settings and provides an indication to a workflow distribution component.Type: ApplicationFiled: December 18, 2003Publication date: November 10, 2005Inventors: Michael Diamond, John Montrym, James Van Dyke, Michael Nagy, Sean Treichler
-
Publication number: 20050251358Abstract: The present invention systems and methods facilitate increased die yields by flexibly changing the operational characteristics of functional components in an integrated circuit die. The present invention system and method enable integrated circuit chips with defective functional components to be salvaged. Defective functional components in the die are disabled in a manner that maintains the basic functionality of the chip. A chip is tested and a functional component configuration process is performed on the chip based upon results of the testing. If an indication of a defective functional component is received, the functional component is disabled. Workflow is diverted from disabled functional components to enabled functional components.Type: ApplicationFiled: December 18, 2003Publication date: November 10, 2005Inventors: James Van Dyke, John Montrym, Michael Nagy, Sean Treichler
-
Publication number: 20050128203Abstract: Embodiments of the invention accelerate at least one special purpose processor, such as a GPU, or a driver managing a special purpose processor, by using at least one co-processor. Advantageously, embodiments of the invention are fault-tolerant in that the at least one GPU or other special purpose processor is able to execute all computations, although perhaps at a lower level of performance, if the at least one co-processor is rendered inoperable. The co-processor may also be used selectively, based on performance considerations.Type: ApplicationFiled: December 11, 2003Publication date: June 16, 2005Inventors: Jen-Hsun Huang, Michael Cox, Ziyad Hakura, John Montrym, Brad Simeral, Brian Langendorf, Blanton Kephart, Franck Diard
-
Patent number: 6825847Abstract: A system and method are provided for the compression of pixel data for communicating the same with a frame buffer. Initially, a plurality of samples is received. It is first determined whether the samples are reducible, in that a single sample value can take the place of a plurality of sample values. If it is determined that the samples are capable of being reduced, the samples are reduced. Reduction is a first stage of compression. It is then determined whether the samples are capable of being compacted. The samples are then compacted if it is determined that the samples are capable of being compacted. Compaction is a second stage of compression. The samples are then communicated with a frame buffer, in compressed form, if possible, in uncompressed form if not. Subsequent reading of frame buffer data takes advantage of the smaller transfer size of compressed data. Compressed data is uncompacted and expanded as necessary for further processing or display.Type: GrantFiled: November 30, 2001Date of Patent: November 30, 2004Assignee: NVIDIA CorporationInventors: Steven E. Molnar, Bengt-Olaf Schneider, John Montrym, James M. Van Dyke, Stephen D. Lew
-
Patent number: 6778176Abstract: A method, apparatus and article of manufacture are provided for sequencing graphics processing in a transform or lighting operation. A plurality of mode bits are first received which are indicative of the status of a plurality of modes of process operations. A plurality of addresses are then identified in memory based on the mode bits. Such addresses are then accessed in the memory for retrieving code segments which each are adapted to carry out the process operations in accordance with the status of the modes. The code segments are subsequently executed within a transform or lighting module for processing vertex data.Type: GrantFiled: June 21, 2002Date of Patent: August 17, 2004Assignee: Nvidia CorporationInventors: John Erik Lindholm, Simon Moy, Kevin Dawallu, John Montrym
-
Patent number: 6756978Abstract: A computer-implemented method for generating three-dimensional images by reusing multisample memory. Pixels corresponding to a first section of the overall display are multisampled. The multisampled pixel values corresponding to the first section of the display are stored in a multisample memory. The final pixel values corresponding to the first section of the display are stored in a frame buffer. Thereupon, multisampling is performed on those pixels belonging to a second section of the overall display. The same multisample memory is reused to store the multisampled pixel values corresponding to the second section of the display. In other words, the same piece of multisample memory is shared between the first and second portions of the display, thereby minimizing the amount of multisample memory that is needed. The final pixel values corresponding to the second section of the display are stored in the frame buffer. This process is repeated until multisampling has been performed over the entire display area.Type: GrantFiled: April 19, 1999Date of Patent: June 29, 2004Assignee: Microsoft CorporationInventors: Edward C. Chen, Michael T. Jones, Mark Stefan Grossman, Philippe G. Lacroute, John Montrym