Patents by Inventor John S. Kuslak
John S. Kuslak has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20100131796Abstract: A system and method are provided for detecting and recovering from errors in an Instruction Cache RAM and/or Operand Cache RAM of an electronic data processing system. In some cases, errors in the Instruction Cache RAM and/or Operand Cache RAM are detected and recovered from without any required interaction of an operating system of the data processing system. Thus, and in many cases, errors in the Instruction Cache RAM and/or Operand Cache RAM can be handled seamlessly and efficiently, without requiring a specialized operating system routine, or in some cases, a maintenance technician, to help diagnose and/or fix the error.Type: ApplicationFiled: December 17, 2009Publication date: May 27, 2010Inventors: Kenneth L. Engelbrecht, Lawrence R. Fontaine, John S. Kuslak, Conrad S. Shimada
-
Patent number: 7673190Abstract: A system and method are provided for detecting and recovering from errors in an Instruction Cache RAM and/or Operand Cache RAM of an electronic data processing system. In some cases, errors in the Instruction Cache RAM and/or Operand Cache RAM are detected and recovered from without any required interaction of an operating system of the data processing system. Thus, and in many cases, errors in the Instruction Cache RAM and/or Operand Cache RAM can be handled seamlessly and efficiently, without requiring a specialized operating system routine, or in some cases, a maintenance technician, to help diagnose and/or fix the error.Type: GrantFiled: September 14, 2005Date of Patent: March 2, 2010Assignee: Unisys CorporationInventors: Kenneth L. Engelbrecht, Lawrence R. Fontaine, John S. Kuslak, Conrad S. Shimada
-
Patent number: 7389407Abstract: A method and apparatus to control logic sections of a pipeline instruction processor is disclosed. A state machine is provided that models the flow of instructions through the pipeline. The state machine is capable of modeling execution for all combinations of instruction types that may be present within the pipeline at a given time. The state machine also models various events that affect the way instruction execution is overlapped within the pipeline, and other system occurrences that may cause the termination of some processing activity within the pipeline. The state machine provides signals to control the various logic sections. These signals may be used to determine whether the results of processing activity within the logic sections should be retained or discarded.Type: GrantFiled: October 23, 2002Date of Patent: June 17, 2008Assignee: Unisys CorporationInventors: John S. Kuslak, Thomas D. Hartnett
-
Patent number: 7093190Abstract: A method and apparatus is provided for handling parity errors within a data processing system. Each occurrence of a parity error is attributed to an addressable memory location or a block of memory locations that was being accessed when the error occurred. A memory location or a memory block is marked as unusable after a predetermined number of errors is attributed to that location or block, respectively. The predetermined number of errors that is allowed to occur prior to degradation could be two, or more. In one embodiment, the predetermined number of errors resulting in memory degradation is programmable.Type: GrantFiled: July 12, 2002Date of Patent: August 15, 2006Assignee: Unisys CorporationInventors: John S. Kuslak, Nadeem T. Chaudhry, Ashiqur Rahman
-
Patent number: 7058793Abstract: A synchronous pipeline design is provided that includes a first predetermined number of fetch logic sections, or “stages”, and a second predetermined number of execution stages. Instructions are retrieved from memory and undergo instruction pre-decode and decode operations during the fetch stages of the pipeline. Thereafter, decoded instruction signals are passed to the execution stages of the pipeline, where the signals are dispatched to other execution logic sections to control operand address generation, operand retrieval, any arithmetic processing, and the storing of any generated results. Instructions advance within the various pipeline fetch stages in a manner that may be independent from the way instructions advance within the execution stages. Thus, in certain instances, instruction execution may stall such that the execution stages of the pipeline are not receiving additional instructions to process. This may occur, for example, because an operand required for instruction execution is unavailable.Type: GrantFiled: December 20, 1999Date of Patent: June 6, 2006Assignee: Unisys CorporationInventors: Thomas D. Hartnett, John S. Kuslak, Gary J. Lucas
-
Patent number: 6839833Abstract: A programmable pipeline depth controller is provided to control the number of instructions that begins execution within an instruction pipeline of an instruction processor within a predetermined period of time. The pipeline depth controller of the present invention includes a logic sequencer responsive to a programmable count value. Upon being enabled, the logic sequencer generates a pipeline control signal to selectively delay the entry of some instructions into the instruction pipeline so that the number of instructions that begins execution within the instruction pipeline during the predetermined period of time following the enabling of the logic sequencer is equal to the count value.Type: GrantFiled: October 15, 1999Date of Patent: January 4, 2005Assignee: Unisys CorporationInventors: Thomas D. Hartnett, John S. Kuslak, Leroy J. Longworth
-
Patent number: 6654875Abstract: Instruction processor and method supporting dual-mode execution of computer instructions. In various embodiments, certain instructions are executable in one of two modes. The first mode is compatible with the native instruction set and data words, and the second mode is an adaptation suitable for platform independent instructions. A control word RAM is addressed by the operation code of an instruction, and each word in the control word RAM includes an address into a microcode RAM. The address into the microcode RAM is manipulated in accordance with the various embodiments to reference either a first set of microcode for native instructions and data words, or a second set of microcode for execution in a platform-independent mode.Type: GrantFiled: May 17, 2000Date of Patent: November 25, 2003Assignee: Unisys CorporationInventors: Thomas D. Hartnett, John S. Kuslak, Peter B. Criswell, Wayne D. Ward
-
Patent number: 6167479Abstract: A system and method is provided for selectively injecting interrupts within the instruction stream of a data processing system. The system includes a programmable storage device for storing interrupt injection signals, each of which is associated with a respective machine instruction. When execution of the associated machine instruction is initiated, the stored signal is read from the storage device and is made available to the interrupt logic within the instruction processor. If set to a predetermined logic level, the signal causes an interrupt to be injected within the instruction processor. The system provides the capability to simultaneously inject different types of interrupts, including fault and non-fault interrupts, during the execution of any instruction. The invention further provides a programmable means for injecting errors at predetermined intervals in the instruction stream.Type: GrantFiled: August 3, 1998Date of Patent: December 26, 2000Assignee: Unisys CorporationInventors: Thomas D. Hartnett, John S. Kuslak, David R. Schroeder
-
Patent number: 6108761Abstract: A method and apparatus for reducing processor response time to selected transfer instructions in an multi-instruction processor. The response time is shortened by using a fast path to generate addresses for selected transfer instructions. In this fast path a base address, retained in a register from a previous instruction, is summed with an offset from the current instruction to obtain an absolute address for memory accessing. Before the fast path is entered determinations are made whether the instruction is a particular transfer instruction of a particular class and subclass, and whether the base address is different than the base address for the previous instruction. Even through the fast path is entered the usual absolute address generator path is also entered where the instruction is subjected to both high and low limit tests.Type: GrantFiled: February 20, 1998Date of Patent: August 22, 2000Assignee: Unisys CorporationInventors: David C. Johnson, John S. Kuslak, Gary J. Lucas
-
Patent number: 5905881Abstract: An apparatus for and method of providing a data processing system that delays the writing of an architectural state change value to a corresponding architectural state register for a predetermined period of time. This may provide the instruction processor with enough time to determine if the architectural state change is valid before the architectural state change is actually written to the appropriate architectural state register.Type: GrantFiled: November 19, 1997Date of Patent: May 18, 1999Assignee: Unisys CorporationInventors: Nguyen T. Tran, John S. Kuslak, Lawrence R. Fontaine, Kenneth L. Engelbrecht
-
Patent number: 5867699Abstract: Method and apparatus for changing the sequential execution of instructions in a pipelined instruction processor by using a microcode controlled redirect controller. The execution of a redirect instruction by the pipelined instruction processor provides a number of microcode bits including a target address to the redirect controller, a predetermined combination of the microcode bits then causes the redirect controller to redirect the execution sequence of the instructions from the next sequential instruction to a target instruction.Type: GrantFiled: July 25, 1996Date of Patent: February 2, 1999Assignee: Unisys CorporationInventors: John S. Kuslak, David C. Johnson, Gary J. Lucas, Kenneth L. Engelbrecht
-
Patent number: 5761740Abstract: A method of and apparatus for rapidly modifying the user base registers of an instruction processor. In accordance with the present invention, a load base register user instruction may request an operand from a cache memory, wherein the requested operand may provide a new L field and a new bank descriptor index field. An unconditional compare may be made between the new L,BDI fields and the prior L,BDI fields, regardless of whether the requested operand providing the new L,BDI fields actually resides in a corresponding operand cache. In parallel therewith, the operand cache may determine whether or not the requested operand that provided the new L,BDI fields actually resides in the cache memory. A selector block may then determine if the new L,BDI fields match the previous L,BDI fields, and if the requested operand that provided the new L,BDI fields actually resides in the cache memory. If so, a fast load base register algorithm may be used to load the base register.Type: GrantFiled: November 30, 1995Date of Patent: June 2, 1998Assignee: Unisys CorporationInventors: David C. Johnson, Lawrence R. Fontaine, John S. Kuslak
-
Patent number: 5724533Abstract: A method of and apparatus for efficiently halting the operation of the instruction processor when a cache miss is detected. Generally, this is accomplished by preventing unwanted address incrementation of an instruction address pipeline and by providing a null instruction to an instruction pipeline when a cache miss is detected. Accordingly, the present invention may eliminate a recovery period after a cache miss, thereby enhance the performance of the data processing system. Further, the present invention may eliminate recovery hardware required to support the recovery process.Type: GrantFiled: November 17, 1995Date of Patent: March 3, 1998Assignee: Unisys CorporationInventors: John S. Kuslak, Gary J. Lucas
-
Patent number: 5675768Abstract: A method and apparatus for efficiently requesting the instruction processor to store its state information directly to main memory storage is provided by a single instruction command. An advantage is a performance improvement over the prior art since the time-consuming tasks of transferring Local Area Network (LAN) messages and scanning the instruction processor are eliminated. An additional advantage is a savings in computer time since the System Control Facility (SCF) and Network Interface Module (NIM) are not required to store the instruction processor state information. Yet another advantage is large amounts of additional hardware are not required. The same control logic used to generate the o-cache jump-history entry is used to generate the store software instrumentation package instruction which requests the instruction processor to store its state information directly to main memory storage.Type: GrantFiled: February 1, 1996Date of Patent: October 7, 1997Assignee: Unisys CorporationInventors: Nguyen T. Tran, John S. Kuslak
-
Patent number: 5577259Abstract: A digital instruction processor control system for an instruction processor having a multiple stage instruction execution pipeline capable of executing binary instructions in fixed predetermined stages. The control system includes a hardware controller to generate control signals for execution of all pipeline stages of standard instructions and for the first stage of extended cycle instructions and provides a main microcode controller to provide programmed control signals for controlling all subsequent stages of execution of extended cycle instructions. The control system also utilizes a separate sequence microcode controller for execution of certain instructions of a predetermined type including decimal instruction execution, during which time the main microcode controller is under control of the separate sequence controller.Type: GrantFiled: August 9, 1994Date of Patent: November 19, 1996Assignee: Unisys CorporationInventors: Merwin H. Alferness, John S. Kuslak, Mark A. Vasquez, Joseph P. Kerzman, Eric S. Collins
-
Patent number: 5434986Abstract: An apparatus for and method of controlling branching conditions within a pipelined instruction processor. For jump instructions, a memory is used to store the target address of branches actually taken as a function of the absolute address of the jump instruction. The next time the same jump instruction is executed, the branch is assumed and the target address is supplied to the instruction pipeline for prefetching of the target instruction. If the conditional branch instruction is a skip instruction, interdependency of the Nth and N+1st instructions are determined by comparison of the index register fields. If no dependency is found, fully pipelined operation is continued. If a dependency is found, the system is depiped for one clock cycle to prevent the N+1st instruction from using an index register which has not been updated as anticipated by the software developer.Type: GrantFiled: June 30, 1994Date of Patent: July 18, 1995Assignee: Unisys CorporationInventors: John S. Kuslak, Buraimoh Adebayo