Patents by Inventor John V. McCanny
John V. McCanny has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5243551Abstract: A processor suitable for recursive computations is arranged to multiply successive input data words by a co-efficient word to produce results. It incorporates multiplier cells connected to form rows and columns. Each row is arranged to multiply a respective input data digit by the co-efficient. It begins with accumulator cells and continues with multiplier cells each arranged to multiply by an individual co-efficient digit and disposed in the row in descending order of digit significance. Columns other than the first column begin with a multiplier cell, and the higher significance columns terminate at respective accumulator cells. Any intervening multiplier cells are arranged in ascending order of multiplier digit significance. The processor employs radix 2 arithmetic. Each accumulator cell employs redundant radix 2 arithmetic, and each adds the highest significance transfer digit output of its row to at least three digits of equal and higher significance output from a preceding row.Type: GrantFiled: February 12, 1992Date of Patent: September 7, 1993Assignee: The Secretary of State for Defence in Her Britannic Majesty's Government of the United Kingdom of Great Britain and Northern IrelandInventors: Simon C. Knowles, John G. McWhirter, John V. McCanny, Roger F. Woods
-
Patent number: 5200914Abstract: A wave digital filter implements a pipelining strategy to significantly increase the processing speed of circuits. The implementation allows high frequency digital signals to be processed at higher speeds than were previously possible. The implementation overcomes potential hardware limitation of wave digital filters and allows pipelining to be applied without introducing delays into the feedback loops. In particular, the implementation teaches how to increase the processing speed of a two port adaptor which is commonly used in the construction of wave digital filters.Type: GrantFiled: April 2, 1991Date of Patent: April 6, 1993Assignee: Queens University of BelfastInventors: John V. McCanny, Rajinder Jit Singh, Roger F. Woods
-
Patent number: 4885715Abstract: A digital processor performs an N-point convolution or correlation of q-bit coefficients with data words guard band extended to p bits. The processor includes an array of one-bit clock-activated gated full adder cells arranged in N rows and q columns. Each cell is arranged to input data, carry and cumulative sum bits and to output the data bit and new carry and cumulative sum bits corresponding to the product of the input data bit with a respective stationary coefficient bit. The output carry bit is recirculated on the respective cell. Cumulative sum generation is cascaded down array columns. Data moves along each row and thence to the next lower row via a delay device providing a delay appropriate for correct partial product formation. Data is input bit and word serially to a first row cell and thereafter moves along successive rows progressively further down the array.Type: GrantFiled: March 5, 1987Date of Patent: December 5, 1989Assignee: The Secretary of State for Defence in Her Britannic Majesty's Government of the United Kingdom of Great Britain and Northern IrelandInventors: John V. McCanny, Richard A. Evans, John G. McWhirter
-
Patent number: 4833635Abstract: A bit-slice digital processor for performing an N-point correlation or convolution of N single-bit coefficients with a bit parallel, word serial, bit-staggered stream of M bit data words. The processor includes an N row, M column array of one-bit gated full adders with rows extended by half adders to accommodate word growth. Intercell connections incorporating clock activated latches provide for data and result flow unidirectionally down columns, one at twice the rate of the other. Carries and coefficients move unidirectionally along array rows at the faster (data or result) rate. Complex computations are executed by arrays of processors each with output delaying means and an adder to sum separate processor contributions. The processor may include data and result bypass connections subdivided by clocked latches for bypassing without operating speed penalties, as required for fault-tolerant processor array construction.Type: GrantFiled: March 5, 1987Date of Patent: May 23, 1989Assignee: The Secretary of State for Defence in Her Britannic Majesty's Government of the United Kingdom of Great Britain and Northern IrelandInventors: John V. McCanny, Richard A. Evans, John G. McWhirter
-
Patent number: 4701876Abstract: A digital data processor is provided to multiply data elements by coefficients. It includes a systolic array of cells consisting of nearest neighbor connected gated full adders. The cells multiply data bits received from laterally adjacent cells and subsequently pass them on. The product is added to a cumulative sum bit from a cell above and to a carry bit recirculated from an earlier computation. The output is passed to a cell below, and a new carry bit is recirculated for addition in a subsequent computation. Data and coefficients are input in counterflow to opposite sides of the array. An adder tree accumulates non-simultaneously computed contributions to individual output terms. The tree incorporates a delay and switches arranged to implement or bypass the delay according to earlier or later computation of a contribution. By virtue of this accumulation, the processor provides reduced cell redundancy compared to the prior art.Type: GrantFiled: September 17, 1984Date of Patent: October 20, 1987Assignee: National Research Development CorporationInventors: John V. McCanny, John G. McWhirter, Kenneth W. Wood
-
Patent number: 4686645Abstract: A digital data processor for matrix/matrix multiplication includes a systolic array of nearest neighbor connected gated full adders. The adders are arranged to multiply two input data bits and to add their product to an input cumulative sum bit and a carry bit from a lower order bit computation. The result and input data bits are output to respective neighboring cells, a new carry bit being recirculated for later addition to a higher order bit computation. Column elements of one matrix and row elements of the other are input to either side of the array bit-serially, least significant bit leading, for mutual counterpropagation therethrough with a cumulative time delay between input of adjacent columns or rows. Bit-level matrix interactions for product matrix computation occur at individual cells. Pairs of intercalated adder trees are connected switchably to the array to accumulate bit-level contributions to product matrix elements.Type: GrantFiled: August 10, 1984Date of Patent: August 11, 1987Assignee: National Research Development CorporationInventors: John V. McCanny, John G. McWhirter, Kenneth W. Wood
-
Patent number: 4639857Abstract: The invention provides a digital data processor which has been systemetized down to bit level. The processor includes a regular array of identical processing cells which perform a logic operation on incoming bits. The cells repeatedly perform a cell operation under the control of clocks which govern the inputting to and outputting from the cell of data bits. Each bit takes part in a maximum of one cell operation in one repetition of the clock having the highest repetition frequency. Processing cell arrays for dealing with larger numbers may be readily built up from smaller arrays used for smaller numbers. Having obtained a fully working design for one type of processing cell, the full array consisting of a plurality of cells is proven.Type: GrantFiled: May 6, 1985Date of Patent: January 27, 1987Assignee: The Secretary of State for Defence in her Britannic Majesty's Government of the United Kingdom of Great Britain and Northern IrelandInventors: John V. McCanny, John G. McWhirter
-
Patent number: 4533993Abstract: The invention provides a digital data processor which has been systemetized down to bit level. The processor includes a regular array of identical processing cells which perform a logic operation on incoming bits. The cells repeatedly perform a cell operation under the control of clocks which govern the inputting to and outputting from the cell of data bits. Each bit takes part in a maximum of one cell operation in one repetition of the clock having the highest repetition frequency.Processing cell arrays for dealing with larger numbers may be readily built up from smaller arrays used for smaller numbers.Having obtained a fully working design for one type of processing cell, the full array consisting of a plurality of cells is proven.Type: GrantFiled: August 10, 1982Date of Patent: August 6, 1985Assignee: National Research Development Corp.Inventors: John V. McCanny, John G. McWhirter