Patents by Inventor Jon M. Long
Jon M. Long has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9698123Abstract: An apparatus includes a substrate and a pair of die that include electronic circuitry. The substrate includes a cavity. One of the die is disposed in the cavity formed in the substrate. The other die is disposed above the first die and is electrically coupled to the first die.Type: GrantFiled: September 16, 2011Date of Patent: July 4, 2017Assignee: Altera CorporationInventors: Arifur Rahman, Jon M. Long, Yuanlin Xie
-
Patent number: 9110128Abstract: An integrated circuit (IC) package with a plurality of contact leads and a plurality of contact pads disposed on a surface of the IC package is disclosed. The contact pads may be used as test probes for testing the IC. Having a plurality of contact pads may create more test locations on the IC package. The size of the IC package may also be reduced by using contact pads instead of contact leads for testing. A socket body for the IC package is also disclosed. The socket body has a plurality of contactors extending outward from the socket body. The contactors may have different heights to contact each of the contact pads and contact leads on the IC package. The contactors may be adjustable to different heights. In some embodiments, a portion of the contactors may be compressed when and IC package is placed in the socket body.Type: GrantFiled: October 3, 2008Date of Patent: August 18, 2015Assignee: Altera CorporationInventor: Jon M. Long
-
Patent number: 9040348Abstract: A method of fabricating an electronic assembly includes fabricating first and second interconnects. The first interconnect is adapted to interconnect a first die to a substrate. The second interconnect is adapted to interconnect the first die to a second die. The method further includes assembling the first die, the second die, and the substrate together such that the first die is disposed above the substrate, and the second die is disposed below the first die.Type: GrantFiled: September 7, 2012Date of Patent: May 26, 2015Assignee: Altera CorporationInventors: Nagesh Vodrahalli, Jon M. Long
-
Patent number: 9002155Abstract: Systems that provide integrated circuit device circuitry having an integrated optical-electronic interface for high-speed off-device communications are provided. An optical-electronic interface may be incorporated into an integrated circuit device, freeing up some or all of the electrical I/O pins of the integrated circuit device. Transceiver I/O channels may be provided on an integrated circuit device that can be switched between electrical and optical transceiver I/O channels.Type: GrantFiled: January 27, 2012Date of Patent: April 7, 2015Assignee: Altera CorporationInventors: Peng Li, Sergey Shumarayev, Jon M. Long, Tien Duc Pham
-
Patent number: 8716876Abstract: Systems and methods for stacking a memory chip with respect to an integrated circuit (IC) chip are described. In the systems and methods, a plurality of like memory chips are stacked above one or more IC chip members of a family. The use of a plurality of like memory chips for the family may save costs and complications involved in designing, fabricating, and assembling memory chips of different sizes. The use of a plurality of the memory chips on a single IC chip can enable higher data transfer rates due to parallel data transmission.Type: GrantFiled: November 11, 2011Date of Patent: May 6, 2014Assignee: Altera CorporationInventors: Richard G. Smolen, Jon M. Long
-
Publication number: 20130069247Abstract: An apparatus includes a substrate and a pair of die that include electronic circuitry. The substrate includes a cavity. One of the die is disposed in the cavity formed in the substrate. The other die is disposed above the first die and is electrically coupled to the first die.Type: ApplicationFiled: September 16, 2011Publication date: March 21, 2013Inventors: Arifur Rahman, Jon M. Long, Yuanlin Xie
-
Publication number: 20130071969Abstract: A method of fabricating an electronic assembly includes fabricating first and second interconnects. The first interconnect is adapted to interconnect a first die to a substrate. The second interconnect is adapted to interconnect the first die to a second die. The method further includes assembling the first die, the second die, and the substrate together such that the first die is disposed above the substrate, and the second die is disposed below the first die.Type: ApplicationFiled: September 7, 2012Publication date: March 21, 2013Inventors: Nagesh Vodrahalli, Jon M. Long
-
Publication number: 20120251116Abstract: Systems that provide integrated circuit device circuitry having an integrated optical-electronic interface for high-speed off-device communications are provided. An optical-electronic interface may be incorporated into an integrated circuit device, freeing up some or all of the electrical I/O pins of the integrated circuit device. Transceiver I/O channels may be provided on an integrated circuit device that can be switched between electrical and optical transceiver I/O channels.Type: ApplicationFiled: January 27, 2012Publication date: October 4, 2012Applicant: ALTERA CORPORATIONInventors: Peng Li, Sergey Shumarayev, Jon M. Long, Tien Duc Pham
-
Patent number: 8076761Abstract: The present invention is directed a novel method and apparatus for reducing crosstalk in a lead frame based electrical device package. One cause of the crosstalk in the lead frame package is the mutual inductance between adjacent lead fingers. A conductive sheet or mesh is introduced into the lead frame package such that one edge of the conductive sheet is below the die attach pad and electrically connected to the die and another edge is below the lead fingers and electrically connected to the ground lead of the package. Such arrangement significantly reduces the inductive coupling between adjacent lead fingers by coupling the lead fingers with the conductive sheet. The conductive sheet includes an array of through holes allowing the encapsulant material from the two sides of the sheet to flow smoothly together into one body.Type: GrantFiled: January 13, 2004Date of Patent: December 13, 2011Assignee: Altera CorporationInventor: Jon M. Long
-
Patent number: 7514789Abstract: A package-board co-design methodology preserves the signal integrity of high-speed signals passing from semiconductor packages to application PCBs. An optimal architecture of interconnects between package and PCB enhances the signal propagation, minimizes parasitic levels, and decreases electromagnetic interference from adjacent high frequency signals. The invention results in devices with superior signal quality and EMI shielding properties with enhanced capability for carrying data stream at multiple-gigabit per second bit-rates.Type: GrantFiled: June 26, 2008Date of Patent: April 7, 2009Assignee: Altera CorporationInventors: Yuming Tao, Jon M. Long, Anilkumar Raman Pannikkat
-
Patent number: 7405477Abstract: A package-board co-design methodology preserves the signal integrity of high-speed signals passing from semiconductor packages to application PCBs. An optimal architecture of interconnects between package and PCB enhances the signal propagation, minimizes parasitic levels, and decreases electromagnetic interference from adjacent high frequency signals. The invention results in devices with superior signal quality and EMI shielding properties with enhanced capability for carrying data stream at multiple-gigabit per second bit-rates.Type: GrantFiled: December 1, 2005Date of Patent: July 29, 2008Assignee: Altera CorporationInventors: Yuming Tao, Jon M. Long, Anilkumar Raman Pannikkat
-
Patent number: 7091613Abstract: An elongated bonding pad comprises two areas, a bonding area and an elongated probing area. The bonding area is located on the edge of an integrated circuit device for wire bonding. The elongated probing area is located on the inner area of the device. The long dimension of the elongated probing area is large enough for carrying a probing mark and the short dimension of the probing area is electrically and mechanically connected to the bonding area. Such elongated bonding pad can reduce the possibility of bonding wire open failures caused by wafer sort probing and increase the device's capacity of hosting more electrical components.Type: GrantFiled: October 31, 2003Date of Patent: August 15, 2006Assignee: Altera CorporationInventors: Jon M. Long, Joseph W. Foerstel
-
Patent number: 6914317Abstract: A microelectronic substrate and method for manufacture. In one embodiment, the microelectronic substrate includes a body having a first surface, a second surface facing a direction opposite from the first surface, and a plurality of voids in the body between the first and second surfaces. The voids can extend from the first surface to a separation region beneath the first surface. At least one operable microelectronic device is formed at and/or proximate to the first surface of the substrate material, and then a first stratum of the microelectronic substrate above the separation region is separated from a second stratum of the microelectronic substrate below the separation region. The first stratum of the microelectronic substrate can be further separated into discrete microelectronic dies before the first stratum is separated from the second stratum. In one aspect of this embodiment, the substrate can support a film and microelectronic devices can be formed in the film and/or in the substrate.Type: GrantFiled: August 21, 2003Date of Patent: July 5, 2005Assignee: Micron Technology, Inc.Inventors: Charles E. Larson, Timothy E. Murphy, Bryan L. Taylor, Jon M. Long, Mark W. Ellis, Vincent L. Riley
-
Publication number: 20040038500Abstract: A microelectronic substrate and method for manufacture. In one embodiment, the microelectronic substrate includes a body having a first surface, a second surface facing a direction opposite from the first surface, and a plurality of voids in the body between the first and second surfaces. The voids can extend from the first surface to a separation region beneath the first surface. At least one operable microelectronic device is formed at and/or proximate to the first surface of the substrate material, and then a first stratum of the microelectronic substrate above the separation region is separated from a second stratum of the microelectronic substrate below the separation region. The first stratum of the microelectronic substrate can be further separated into discrete microelectronic dies before the first stratum is separated from the second stratum. In one aspect of this embodiment, the substrate can support a film and microelectronic devices can be formed in the film and/or in the substrate.Type: ApplicationFiled: August 21, 2003Publication date: February 26, 2004Inventors: Charles E. Larson, Timothy E. Murphy, Bryan L. Taylor, Jon M. Long, Mark W. Ellis, Vincent L. Riley
-
Patent number: 6693342Abstract: A microelectronic substrate and method for manufacture. In one embodiment, the microelectronic substrate includes a body having a first surface, a second surface facing a direction opposite from the first surface, and a plurality of voids in the body between the first and second surfaces. The voids can extend from the first surface to a separation region beneath the first surface. At least one operable microelectronic device is formed at and/or proximate to the first surface of the substrate material, and then a first stratum of the microelectronic substrate above the separation region is separated from a second stratum of the microelectronic substrate below the separation region. The first stratum of the microelectronic substrate can be further separated into discrete microelectronic dies before the first stratum is separated from the second stratum. In one aspect of this embodiment, the substrate can support a film and microelectronic devices can be formed in the film and/or in the substrate.Type: GrantFiled: April 30, 2001Date of Patent: February 17, 2004Assignee: Micron Technology, Inc.Inventors: Charles E. Larson, Timothy E. Murphy, Bryan L. Taylor, Jon M. Long, Mark W. Ellis, Vincent L. Riley
-
Publication number: 20010051415Abstract: A microelectronic substrate and method for manufacture. In one embodiment, the microelectronic substrate includes a body having a first surface, a second surface facing a direction opposite from the first surface, and a plurality of voids in the body between the first and second surfaces. The voids can extend from the first surface to a separation region beneath the first surface. At least one operable microelectronic device is formed at and/or proximate to the first surface of the substrate material, and then a first stratum of the microelectronic substrate above the separation region is separated from a second stratum of the microelectronic substrate below the separation region. The first stratum of the microelectronic substrate can be further separated into discrete microelectronic dies before the first stratum is separated from the second stratum. In one aspect of this embodiment, the substrate can support a film and microelectronic devices can be formed in the film and/or in the substrate.Type: ApplicationFiled: April 30, 2001Publication date: December 13, 2001Inventors: Charles E. Larson, Timothy E. Murphy, Bryan L. Taylor, Jon M. Long, Mark W. Ellis, Vincent L. Riley
-
Patent number: 6303469Abstract: A microelectronic substrate and method for manufacture. In one embodiment, the microelectronic substrate includes a body having a first surface, a second surface facing a direction opposite from the first surface, and a plurality of voids in the body between the first and second surfaces. The voids can extend from the first surface to a separation region beneath the first surface. At least one operable microelectronic device is formed at and/or proximate to the first surface of the substrate material, and then a first stratum of the microelectronic substrate above the separation region is separated from a second stratum of the microelectronic substrate below the separation region. The first stratum of the microelectronic substrate can be further separated into discrete microelectronic dies before the first stratum is separated from the second stratum. In one aspect of this embodiment, the substrate can support a film and microelectronic devices can be formed in the film and/or in the substrate.Type: GrantFiled: June 7, 2000Date of Patent: October 16, 2001Assignee: Micron Technology, Inc.Inventors: Charles E. Larson, Timothy E. Murphy, Bryan L. Taylor, Jon M. Long, Mark W. Ellis, Vincent L. Riley
-
Patent number: 5408741Abstract: The exposed portions of the leads of a semiconductor chip package are first bent in a forming process so that the ends of the leads are in proper positions to be attached to and electrically connected to contacts on a printed circuit board. Intermediate portions of the leads between the distal ends and the package body for connection to the printed circuit board and the package body are enclosed and fixed in position by a carrier body to hold the leads in position and to reduce the effects of any bending in destroying the coplanarity of the distal lead ends of the package. The package with the carrier body may be mounted onto the printed circuit board without first removing the carrier body. After the distal ends of the leads have been soldered to the printed circuit board, the carrier body is then removed.Type: GrantFiled: October 29, 1992Date of Patent: April 25, 1995Assignee: VLSI Technology, Inc.Inventor: Jon M. Long
-
Patent number: 5407275Abstract: A method for testing a lead connection to an integrated circuit chip is disclosed. The method comprises the steps of: (a) applying heat to an exposed surface of the integrated circuit chip; and (b) determining the heat transferred from the integrated circuit chip to a lead. Rapid transfer of heat to the lead indicates a valid connection between the integrated circuit chip and the electrical lead. Slow, non-uniform, or inadequate transfer of heat to the lead indicates an insufficiency or failure in the electrical connection between the integrated circuit and the lead. Determination of the heat transferred from the integrated circuit chip to the lead can be by any appropriate method. For example, the temperature of the lead can be determined using temperature probe, a liquid crystal display, or an electronically or visually scanned infrared display.Type: GrantFiled: March 31, 1992Date of Patent: April 18, 1995Assignee: VLSI Technology, Inc.Inventor: Jon M. Long
-
Patent number: 5349495Abstract: A system for securing and electrically connecting a semiconductor chip to a body of passive substrate. The semiconductor chip and the substrate are both provided with bonding pads or bonding areas. The bonding pads or areas are located so that when a chip is placed next to the substrate, at least some of the bonding pads on the chip are aligned with corresponding bonding areas on the substrate. Micro-pins in the shape of straight wires, stubs or loops are used to electrically connect some of the bonding pads on the chip to corresponding areas on the substrate thereby electrically connecting them and also securely bonding the chip to the substrate. In the preferred embodiment, epoxy is used to further strengthen the physical bonding between the chip and the substrate. The wicking action of the micro-pins reduces bridging of solder across adjacent micro-pins.Type: GrantFiled: October 4, 1990Date of Patent: September 20, 1994Assignee: VLSI Technology, Inc.Inventors: Thomas A. Visel, Jon M. Long