Abstract: A system is provided. The system may include one or more of a tub, a platform, and a lift, coupled to a bottom surface of the platform. The tub includes a top surface, a bottom surface, and a concave well between the top and bottom surfaces. The platform includes water openings extending through a thickness of the platform. The lift is disposed within the tub and is configured to raise and lower the platform within the well.

Abstract: A garment for bringing an EM transducer to contact with a thoracic skin surface area of a wearer is disclosed. The garment comprises a thoracic garment having a EM transducer placement portion and a pressure applying element associated with the EM transducer placement portion for applying a pressure on an EM transducer secured in an associated the EM transducer placement portion when the thoracic garment is worn by a wearer so that the EM transducer applies a respective pressure on a thoracic skin surface area of the wearer.

Abstract: An assembly can comprise a prosthetic valve comprising a radially expandable and compressible frame and a rotatable screw connected to the frame, where the screw comprises a screw head having an annular bore with internal threads, and where the screw is rotatable to radially expand the frame. The assembly further comprises a delivery apparatus releasably coupled to the screw, the delivery apparatus comprising a first shaft and a first head disposed at an end of the first shaft, the first head comprising external threads configured to engage with the internal threads of the screw head, and a second shaft that is coaxial with and surrounds the first shaft, the second shaft comprising a second head disposed at an end of the second shaft. The second head is configured to releasably engage with an exterior surface of the screw head and rotate the screw.

Abstract: Embodiments provide a computer-executable method, computer system and non-transitory computer-readable medium for programmatically analyzing a consumer review. The method includes programmatically accessing, via a network device, one or more consumer reviews for a commercial entity or a commercial object. The method also includes executing a consumer review processing engine to programmatically identify an attribute descriptor in the one or more consumer reviews, and executing the consumer review processing engine to programmatically generate a sentiment score associated with the one or more consumer reviews. The method further includes storing, on a non-transitory computer-readable storage device, the attribute descriptor and the sentiment score in association with the commercial entity or the commercial object.

Abstract: A system is provided. The system may include one or more of a tub, a platform, and a lift, coupled to a bottom surface of the platform. The tub includes a top surface, a bottom surface, and a concave well between the top and bottom surfaces. The platform includes water openings extending through a thickness of the platform. The lift is disposed within the tub and is configured to raise and lower the platform within the well.

Abstract: A generalized method for testing DACs (Digital to Analog Converters) and ADCs (Analog to Digital Converters), such as Sigma Delta (Successive Approximation), Pipeline or Flash ADCs. The DACs and ADCs are tested in pairs using a Digital Tester and on chip test circuitry. The DACs and ADCs may be tested at the highest clock frequency allowed in the specification, shortening test time. The test circuits required for this test scheme comprise cell logic two multiplexer cells and an internal Analog Test Bus. This scheme is extendable to the testing of many DACs and ADCs on the same IC. The number of DACs and ADCs need not be equal. Furthermore, the DACs may have more (or less) bits (addresses) than the ADCs. An ADC may be tested with more than one DAC or vice versa to determine which cell is at fault if a test fails.

Abstract: A generalized method for testing DACs (Digital to Analog Converters) and ADCs (Analog to Digital Converters), such as Sigma Delta (Successive Approximation), Pipeline or Flash ADCs. The DACs and ADCs are tested in pairs using a Digital Tester and on chip test circuitry. The DACs and ADCs may be tested at the highest clock frequency allowed in the specification, shortening test time. The test circuits required for this test scheme comprise cell logic two multiplexer cells and an internal Analog Test Bus. This scheme is extendable to the testing of many DACs and ADCs on the same IC. The number of DACs and ADCs need not be equal. Furthermore, the DACs may have more (or less) bits (addresses) than the ADCs. An ADC may be tested with more than one DAC or vice versa to determine which cell is at fault if a test fails.

Abstract: The present invention provides a window structure which is easily constructed and less expensive to produce than prior art window structures. The window structure includes a metallic sash having an L-shaped cross section which retains an insulated window lite containing a plurality of panes of glass. Glazing tape is placed on the portions of the L-shaped sash which are in plane with the panes of glass and the window lite is seated on one or more setting blocks located on the weight bearing structure of the sash. The window lite is securely mounted to the sash with a silicone adhesive which bonds the edges of the panes of glass to the sash. The silicone adhesive also acts as a thermal break to reduce heat transfer between exterior and interior sides of the window structure. The window structure of the present invention is elegantly simple in comparison to prior art structures since it takes advantage of the inherent rigidity of insulating window lite structures.

Abstract: An integrated circuit test wafer quickly detects A-C defects in any process by which the wafer is fabricated. This test wafer includes a semiconductor substrate having a major surface, and a diagnostic circuit that is repeatedly integrated over most of the wafer's surface. Each diagnostic circuit includes: a) a plurality of ring oscillators which generate respective cyclic output signals; b) an addressing circuit that receives external input signals and in response selects an output signal from any particular ring oscillator of the plurality; c) a timing circuit that generates a timing signal with a certain time period; and, d) a counting circuit that counts the number of cycles that occur in the selected output signal during the time period and provides that number as an output.

Abstract: An improved standard cell logic chip, of the type which contains one to fifteen thousand standard logic cells that are disposed in rows on a substrate, and has cell interconnect channels of different widths between the rows, also includes fast change logic cells which are sparsely distributed in the rows of standard logic cells. Each fast change cell selectively performs any one of several logic functions. These fast change logic cells are formed from the same stacked conductive and insulative layers as the standard logic cells; however, in the fast change cells, all conductive and insulative layers which are below at least the mid level in the stack of layers have respective patterns which are identical in every fast change cell. Only the remaining conductive and insulative layers in the fast change cells have respective patterns which differ from one fast change cell to another, and they select the logical functions which the fast change cells perform.