Patents by Inventor Jonathan Geske
Jonathan Geske has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11676976Abstract: A PIN photodetector includes an n-type semiconductor layer, an n-type semiconductor cap layer, a first plurality of p-type regions located within the n-type semiconductor cap layer and separated from one another by a distance d1, and an absorber layer located between the n-type semiconductor layer and the n-type semiconductor cap layer including the first plurality of p-type regions. The plurality of p-type regions are electrically connected to one another to provide an electrical response to light incident to the PIN photodetector.Type: GrantFiled: November 2, 2020Date of Patent: June 13, 2023Assignee: Attollo Engineering, LLCInventors: Jonathan Geske, Andrew Hood, Michael MacDougal
-
Publication number: 20210082973Abstract: A PIN photodetector includes an n-type semiconductor layer, an n-type semiconductor cap layer, a first plurality of p-type regions located within the n-type semiconductor cap layer and separated from one another by a distance d1, and an absorber layer located between the n-type semiconductor layer and the n-type semiconductor cap layer including the first plurality of p-type regions. The plurality of p-type regions are electrically connected to one another to provide an electrical response to light incident to the PIN photodetector.Type: ApplicationFiled: November 2, 2020Publication date: March 18, 2021Inventors: Jonathan Geske, Andrew Hood, Michael MacDougal
-
Patent number: 10854646Abstract: A PIN photodetector includes an n-type semiconductor layer, an n-type semiconductor cap layer, a first plurality of p-type regions located within the n-type semiconductor cap layer and separated from one another by a distance d1, and an absorber layer located between the n-type semiconductor layer and the n-type semiconductor cap layer including the first plurality of p-type regions. The plurality of p-type regions are electrically connected to one another to provide an electrical response to light incident to the PIN photodetector.Type: GrantFiled: October 19, 2018Date of Patent: December 1, 2020Assignee: ATTOLLO ENGINEERING, LLCInventors: Jonathan Geske, Andrew Hood, Michael MacDougal
-
Patent number: 10651934Abstract: A modulated light receiver includes a photo-sensitive element, an electromagnetic interference (EMI) detection circuit, and a decision-making controller. The photo-sensitive element is configured to generate an electrical signal in response to modulated light. The electromagnetic interference (EMI) detection circuit is configured to generate an electrical signal in response to EMI. The decision-making controller is electrically coupled to the photo-sensitive element and the EMI detection circuit, wherein the decision-making controller generates an output based on the inputs received from the photo-sensitive element and the EMI detection circuit.Type: GrantFiled: September 20, 2018Date of Patent: May 12, 2020Assignee: Attollo Engineering, LLCInventors: Jonathan Geske, Andrew Hood
-
Publication number: 20200127023Abstract: A PIN photodetector includes an n-type semiconductor layer, an n-type semiconductor cap layer, a first plurality of p-type regions located within the n-type semiconductor cap layer and separated from one another by a distance d1, and an absorber layer located between the n-type semiconductor layer and the n-type semiconductor cap layer including the first plurality of p-type regions. The plurality of p-type regions are electrically connected to one another to provide an electrical response to light incident to the PIN photodetector.Type: ApplicationFiled: October 19, 2018Publication date: April 23, 2020Inventors: Jonathan Geske, Andrew Hood, Michael MacDougal
-
Publication number: 20200096621Abstract: A modulated light receiver includes a photo-sensitive element, an electromagnetic interference (EMI) detection circuit, and a decision-making controller. The photo-sensitive element is configured to generate an electrical signal in response to modulated light. The electromagnetic interference (EMI) detection circuit is configured to generate an electrical signal in response to EMI. The decision-making controller is electrically coupled to the photo-sensitive element and the EMI detection circuit, wherein the decision-making controller generates an output based on the inputs received from the photo-sensitive element and the EMI detection circuit.Type: ApplicationFiled: September 20, 2018Publication date: March 26, 2020Inventors: Jonathan Geske, Andrew Hood
-
Patent number: 9328875Abstract: A laser illuminator/pointer can have an array of diode lasers for providing laser beams. A beam shaping optic can shape each of the laser beams. A movable, substantially transparent window can be in a path of the laser beams. A plurality of diffusers can be disposed on the window and can be positioned to vary a divergence of at least one of the laser beams when the window is moved.Type: GrantFiled: March 12, 2013Date of Patent: May 3, 2016Assignee: FLIR Systems, Inc.Inventor: Jonathan Geske
-
Patent number: 9065254Abstract: Embodiments of the invention describe an illuminator having a light source to originate an illumination beam, wherein the light source further comprises a set of vertical-cavity surface emitting lasers (VCSELs), including a first VCSEL having a first laser emission wavelength, and a second VCSEL having a second laser emission wavelength different than the first laser emission wavelength. Thus, by varying laser emission wavelengths of VCSELs in a VCSEL array, embodiments of the invention produce low-contrast speckle, and do not limit the imaging capabilities of the host illumination system. In some embodiments of the invention, vertical external cavity surface emitting lasers (VECSELs) are utilized to produce the above described varying laser emission wavelengths.Type: GrantFiled: June 2, 2014Date of Patent: June 23, 2015Assignee: FLIR Systems, Inc.Inventors: Jonathan Geske, Chad Wang, Elliot Burke
-
Publication number: 20140269796Abstract: Embodiments of the invention describe an illuminator having a light source to originate an illumination beam, wherein the light source further comprises a set of vertical-cavity surface emitting lasers (VCSELs), including a first VCSEL having a first laser emission wavelength, and a second VCSEL having a second laser emission wavelength different than the first laser emission wavelength. Thus, by varying laser emission wavelengths of VCSELs in a VCSEL array, embodiments of the invention produce low-contrast speckle, and do not limit the imaging capabilities of the host illumination system. In some embodiments of the invention, vertical external cavity surface emitting lasers (VECSELs) are utilized to produce the above described varying laser emission wavelengths.Type: ApplicationFiled: June 2, 2014Publication date: September 18, 2014Applicant: FLIR Systems, Inc.Inventors: Jonathan Geske, Chad Wang, Elliot Burke
-
Patent number: 8743923Abstract: Embodiments of the invention describe an illuminator having a light source to originate an illumination beam, wherein the light source further comprises a set of vertical-cavity surface emitting lasers (VCSELs), including a first VCSEL having a first laser emission wavelength, and a second VCSEL having a second laser emission wavelength different than the first laser emission wavelength. Thus, by varying laser emission wavelengths of VCSELs in a VCSEL array, embodiments of the invention produce low-contrast speckle, and do not limit the imaging capabilities of the host illumination system. In some embodiments of the invention, vertical external cavity surface emitting lasers (VECSELs) are utilized to produce the above described varying laser emission wavelengths.Type: GrantFiled: January 31, 2012Date of Patent: June 3, 2014Assignee: FLIR Systems Inc.Inventors: Jonathan Geske, Chad Wang, Elliot Burke
-
Publication number: 20140010254Abstract: An array of vertical-cavity surface emitting lasers (VCSELs) may be fabricated with very high fill-factors, thereby enabling very high output power densities during pulse, quasi-continuous wave (QCW), and continuous wave (CW) operation. This high fill-factor is achieved using asymmetrical pillars in a rectangular packing scheme as opposed prior art pillar shapes and packing schemes. The use of asymmetrical pillars maintains high efficiency operation of VCSELs by maintaining minimal current injection distance from the metal contacts to the laser active region and by maintaining efficient waste heat extraction from the VCSEL. This packing scheme for very high fill-factor VCSEL arrays is directly applicable for next generation high-power, substrate removed, VCSEL arrays.Type: ApplicationFiled: September 13, 2013Publication date: January 9, 2014Applicant: FLIR Systems, Inc.Inventors: Chad Wang, Jonathan Geske
-
Patent number: 8581168Abstract: A single camera capable of capturing high speed laser return pulses for a target, as well as provide imaging information on the background of the target. This capability is enabled by having a read-out integrated circuit (ROIC) capable of extracting both types of information from a pixel of a focal plane array (FPA). Further, an ROIC topology that allows for the ability to distinguish between high frequency and low frequency signal paths, and provide supporting circuitry to process the two paths separately. One path may integrate the low frequency background scene to provide a high fidelity image of the scene. The second path may process high frequency noise and multiple laser pulse returns within a frame. These two paths may be combined to provide a background image with a superimposed laser return.Type: GrantFiled: March 29, 2011Date of Patent: November 12, 2013Assignee: Flir Systems, Inc.Inventors: Lloyd F. Linder, Daniel Renner, Michael MacDougal, Jonathan Geske, R. Jacob Baker
-
Patent number: 8537874Abstract: An array of vertical-cavity surface emitting lasers (VCSELs) may be fabricated with very high fill-factors, thereby enabling very high output power densities during pulse, quasi-continuous wave (QCW), and continuous wave (CW) operation. This high fill-factor is achieved using asymmetrical pillars in a rectangular packing scheme as opposed prior art pillar shapes and packing schemes. The use of asymmetrical pillars maintains high efficiency operation of VCSELs by maintaining minimal current injection distance from the metal contacts to the laser active region and by maintaining efficient waste heat extraction from the VCSEL. This packing scheme for very high fill-factor VCSEL arrays is directly applicable for next generation high-power, substrate removed, VCSEL arrays.Type: GrantFiled: October 28, 2010Date of Patent: September 17, 2013Assignee: Flir Systems, Inc.Inventors: Chad Wang, Jonathan Geske
-
Publication number: 20130194787Abstract: Embodiments of the invention describe an illuminator having a light source to originate an illumination beam, wherein the light source further comprises a set of vertical-cavity surface emitting lasers (VCSELs), including a first VCSEL having a first laser emission wavelength, and a second VCSEL having a second laser emission wavelength different than the first laser emission wavelength. Thus, by varying laser emission wavelengths of VCSELs in a VCSEL array, embodiments of the invention produce low-contrast speckle, and do not limit the imaging capabilities of the host illumination system. In some embodiments of the invention, vertical external cavity surface emitting lasers (VECSELs) are utilized to produce the above described varying laser emission wavelengths.Type: ApplicationFiled: January 31, 2012Publication date: August 1, 2013Inventors: JONATHAN GESKE, Chad Wang, Elliot Burke
-
Patent number: 8324659Abstract: Embodiments of detectors made using lattice matched photoabsorbing layers are disclosed. A photodiode apparatus in accordance with one or more embodiments of the present invention comprises an indium phosphide substrate, and a photoabsorbing region comprising at least an indium gallium arsenide antimonide nitride (InGaAsSbN) layer, wherein the InGaAsSbN layer has a thickness of at least 100 nanometers and is nominally lattice-matched to the indium phosphide substrate.Type: GrantFiled: March 24, 2011Date of Patent: December 4, 2012Assignee: Aerius Photonics LLCInventors: Michael MacDougal, Jonathan Geske, John E. Bowers
-
Publication number: 20120248288Abstract: Embodiments of the invention describe solutions directed towards having a single camera capable of capturing high speed laser return pulses for a target, as well as provide imaging information on the background of the target. This capability is enabled by having a read-out integrated circuit (ROIC) capable of extracting both types of information from a pixel of a focal plane array (FPA). Embodiments of the invention describe an ROIC topology that allows for the ability to distinguish between high frequency and low frequency signal paths, and provide supporting circuitry to process the two paths separately. One path may integrate the low frequency background scene to provide a high fidelity image of the scene. The second path may process high frequency noise and multiple laser pulse returns within a frame. These two paths may be combined to provide a background image with a superimposed laser return.Type: ApplicationFiled: March 29, 2011Publication date: October 4, 2012Inventors: Lloyd F. Linder, Daniel Renner, Michael MacDougal, Jonathan Geske, R. Jacob Baker
-
Publication number: 20120106585Abstract: An array of vertical-cavity surface emitting lasers (VCSELs) may be fabricated with very high fill-factors, thereby enabling very high output power densities during pulse, quasi-continuous wave (QCW), and continuous wave (CW) operation. This high fill-factor is achieved using asymmetrical pillars in a rectangular packing scheme as opposed prior art pillar shapes and packing schemes. The use of asymmetrical pillars maintains high efficiency operation of VCSELs by maintaining minimal current injection distance from the metal contacts to the laser active region and by maintaining efficient waste heat extraction from the VCSEL. This packing scheme for very high fill-factor VCSEL arrays is directly applicable for next generation high-power, substrate removed, VCSEL arrays.Type: ApplicationFiled: October 28, 2010Publication date: May 3, 2012Inventors: Chad Wang, Jonathan Geske
-
Publication number: 20110169048Abstract: Embodiments of detectors made using lattice matched photoabsorbing layers are disclosed. A photodiode apparatus in accordance with one or more embodiments of the present invention comprises an indium phosphide substrate, and a photoabsorbing region comprising at least an indium gallium arsenide antimonide nitride (InGaAsSbN) layer, wherein the InGaAsSbN layer has a thickness of at least 100 nanometers and is nominally lattice-matched to the indium phosphide substrate.Type: ApplicationFiled: March 24, 2011Publication date: July 14, 2011Applicant: AERIUS PHOTONICS LLCInventors: Michael MacDougal, Jonathan Geske, John E. Bowers
-
Patent number: 7915639Abstract: Embodiments of detectors made using lattice matched photoabsorbing layers are disclosed. A photodiode apparatus in accordance with one or more embodiments of the present invention comprises an indium phosphide substrate, and a photoabsorbing region comprising at least an indium gallium arsenide antimonide nitride (InGaAsSbN) layer, wherein the InGaAsSbN layer has a thickness of at least 100 nanometers and is nominally lattice-matched to the indium phosphide substrate.Type: GrantFiled: October 20, 2008Date of Patent: March 29, 2011Assignee: Aerius Photonics LLCInventors: Michael MacDougal, Jonathan Geske, John E. Bowers
-
Publication number: 20100096665Abstract: Embodiments of detectors made using lattice matched photoabsorbing layers are disclosed. A photodiode apparatus in accordance with one or more embodiments of the present invention comprises an indium phosphide substrate, and a photoabsorbing region comprising at least an indium gallium arsenide antimonide nitride (InGaAsSbN) layer, wherein the InGaAsSbN layer has a thickness of at least 100 nanometers and is nominally lattice-matched to the indium phosphide substrate.Type: ApplicationFiled: October 20, 2008Publication date: April 22, 2010Applicant: AERIUS PHOTONICS LLCInventors: Michael MacDougal, Jonathan Geske, John E. Bowers