Patents by Inventor Jonathan H. Raymond
Jonathan H. Raymond has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11157415Abstract: Operation of a multi-slice processor that includes a plurality of execution slices, a plurality of load/store slices, and one or more page walk caches, where operation includes: receiving, at a load/store slice, an instruction to be issued; determining, at the load/store slice, a process type indicating a source of the instruction to be a host process or a guest process; and determining, in accordance with an allocation policy and in dependence upon the process type, an allocation of an entry of the page walk cache, wherein the page walk cache comprises one or more entries for both host processes and guest processes.Type: GrantFiled: December 20, 2019Date of Patent: October 26, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Dwain A. Hicks, Jonathan H. Raymond, George W. Rohrbaugh, III, Shih-Hsiung S. Tung
-
Patent number: 10824494Abstract: Operation of a multi-slice processor that includes a plurality of execution slices, a plurality of load/store slices, and one or more translation caches, where operation includes: determining, at the load/store slice, a real address from a cache hit in the translation cache for an effective address for an instruction received at a load/store slice; determining, at the load/store slice, an error condition corresponding to an access of the real address; determining, at the load/store slice, a process type indicating a source of the instruction to be a guest process; and responsive to determining the error condition, initiating, in dependence upon the process type indicating a source of the instruction to be a guest process, an effective address translation corresponding to a cache miss in the translation cache for the effective address for the instruction.Type: GrantFiled: June 12, 2018Date of Patent: November 3, 2020Assignee: International Business Machines CorporationInventors: Dwain A. Hicks, Jonathan H. Raymond, Shih-Hsiung S. Tung
-
Publication number: 20200125496Abstract: Operation of a multi-slice processor that includes a plurality of execution slices, a plurality of load/store slices, and one or more page walk caches, where operation includes: receiving, at a load/store slice, an instruction to be issued; determining, at the load/store slice, a process type indicating a source of the instruction to be a host process or a guest process; and determining, in accordance with an allocation policy and in dependence upon the process type, an allocation of an entry of the page walk cache, wherein the page walk cache comprises one or more entries for both host processes and guest processes.Type: ApplicationFiled: December 20, 2019Publication date: April 23, 2020Inventors: DWAIN A. HICKS, JONATHAN H. RAYMOND, GEORGE W. ROHRBAUGH, III, SHIH-HSIUNG S. TUNG
-
Patent number: 10534715Abstract: Operation of a multi-slice processor that includes a plurality of execution slices, a plurality of load/store slices, and one or more page walk caches, where operation includes: receiving, at a load/store slice, an instruction to be issued; determining, at the load/store slice, a process type indicating a source of the instruction to be a host process or a guest process; and determining, in accordance with an allocation policy and in dependence upon the process type, an allocation of an entry of the page walk cache, wherein the page walk cache comprises one or more entries for both host processes and guest processes.Type: GrantFiled: April 22, 2016Date of Patent: January 14, 2020Assignee: International Business Machines CorporationInventors: Dwain A. Hicks, Jonathan H. Raymond, George W. Rohrbaugh, III, Shih-Hsiung S. Tung
-
Publication number: 20180293126Abstract: Operation of a multi-slice processor that includes a plurality of execution slices, a plurality of load/store slices, and one or more translation caches, where operation includes: determining, at the load/store slice, a real address from a cache hit in the translation cache for an effective address for an instruction received at a load/store slice; determining, at the load/store slice, an error condition corresponding to an access of the real address; determining, at the load/store slice, a process type indicating a source of the instruction to be a guest process; and responsive to determining the error condition, initiating, in dependence upon the process type indicating a source of the instruction to be a guest process, an effective address translation corresponding to a cache miss in the translation cache for the effective address for the instruction.Type: ApplicationFiled: June 12, 2018Publication date: October 11, 2018Inventors: DWAIN A. HICKS, JONATHAN H. RAYMOND, SHIH-HSIUNG S. TUNG
-
Patent number: 10042691Abstract: Operation of a multi-slice processor that includes a plurality of execution slices, a plurality of load/store slices, and one or more translation caches, where operation includes: determining, at the load/store slice, a real address from a cache hit in the translation cache for an effective address for an instruction received at a load/store slice; determining, at the load/store slice, an error condition corresponding to an access of the real address; determining, at the load/store slice, a process type indicating a source of the instruction to be a guest process; and responsive to determining the error condition, initiating, in dependence upon the process type indicating a source of the instruction to be a guest process, an effective address translation corresponding to a cache miss in the translation cache for the effective address for the instruction.Type: GrantFiled: April 26, 2016Date of Patent: August 7, 2018Assignee: International Business Machines CorporationInventors: Dwain A. Hicks, Jonathan H. Raymond, Shih-Hsiung S. Tung
-
Publication number: 20170308425Abstract: Operation of a multi-slice processor that includes a plurality of execution slices, a plurality of load/store slices, and one or more translation caches, where operation includes: determining, at the load/store slice, a real address from a cache hit in the translation cache for an effective address for an instruction received at a load/store slice; determining, at the load/store slice, an error condition corresponding to an access of the real address; determining, at the load/store slice, a process type indicating a source of the instruction to be a guest process; and responsive to determining the error condition, initiating, in dependence upon the process type indicating a source of the instruction to be a guest process, an effective address translation corresponding to a cache miss in the translation cache for the effective address for the instruction.Type: ApplicationFiled: April 26, 2016Publication date: October 26, 2017Inventors: DWAIN A. HICKS, JONATHAN H. RAYMOND, SHIH-HSIUNG S. TUNG
-
Publication number: 20170308474Abstract: Operation of a multi-slice processor that includes a plurality of execution slices, a plurality of load/store slices, and one or more page walk caches, where operation includes: receiving, at a load/store slice, an instruction to be issued; determining, at the load/store slice, a process type indicating a source of the instruction to be a host process or a guest process; and determining, in accordance with an allocation policy and in dependence upon the process type, an allocation of an entry of the page walk cache, wherein the page walk cache comprises one or more entries for both host processes and guest processes.Type: ApplicationFiled: April 22, 2016Publication date: October 26, 2017Inventors: DWAIN A. HICKS, JONATHAN H. RAYMOND, GEORGE W. ROHRBAUGH, III, SHIH-HSIUNG S. TUNG
-
Patent number: 8988139Abstract: A self-selected variable power integrated circuit (IC) which maximizes manufacturing yield and reduces system design cost and related methods are disclosed. The method includes determining characteristics of an integrated circuit (IC). The method includes determining a module specific voltage of the IC to meet a designed target frequency and power characteristics, based on the determined IC characteristics. The method includes setting the module specific voltage by using a combination of fuses within the IC.Type: GrantFiled: May 28, 2013Date of Patent: March 24, 2015Assignee: International Business Machines CorporationInventors: Nghia V. Phan, Jonathan H. Raymond, Peter A. Sandon
-
Publication number: 20140354333Abstract: A self-selected variable power integrated circuit (IC) which maximizes manufacturing yield and reduces system design cost and related methods are disclosed. The method includes determining characteristics of an integrated circuit (IC). The method includes determining a module specific voltage of the IC to meet a designed target frequency and power characteristics, based on the determined IC characteristics. The method includes setting the module specific voltage by using a combination of fuses within the IC.Type: ApplicationFiled: May 28, 2013Publication date: December 4, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Nghia V. Phan, Jonathan H. Raymond, Peter A. Sandon
-
Patent number: 7225387Abstract: A CRC generator/checker for generating CRC results, comprising: a set of CRC circuits connected in series, each CRC circuit responsive to a different control signal generated by a control logic, each CRC circuit having a seed input adapted to receive a seed, a data input adapted to receive and process a different set of M-bits of a data unit and a result output adapted to generate a result, the result output of a previous CRC circuit connected to the seed input of an immediately subsequent CRC circuit, the seed input of a first CRC circuit connected to an output of a remainder register, an input of the remainder register connected to an output of a multiplexer, the result outputs of the multiplicity of CRC circuits connected to different inputs of the multiplexer, the multiplexer responsive to a select signal generated by the control logic.Type: GrantFiled: February 3, 2004Date of Patent: May 29, 2007Assignee: International Business Machines CorporationInventors: Ming-i M. Lin, Brian J. Connolly, Todd E. Leonard, Gregory J. Mann, Jonathan H. Raymond
-
Patent number: 6298458Abstract: A system and method for testing the most complex portions of transceiver devices integrated into digital VLSI chips. The testing is performed in a manufacturing environment with minimal external hardware and using a combination of test-specific circuitry and pattern algorithms built into a mixed signal transceiver implementing a test methodology suitable for application and measurement on a digital tester.Type: GrantFiled: January 4, 1999Date of Patent: October 2, 2001Assignee: International Business Machines CorporationInventors: Hayden C. Cranford, Jr., Eirik Gude, Joseph A. Iadanza, Paul A. Owczarski, Jonathan H. Raymond
-
Patent number: 5630078Abstract: This invention relates to personal computers, and more particularly to personal computers in which capability is provided for continuance of processing through an occurrence of a RESET signal while avoiding systems failures. The personal computer system has a high speed local processor data bus; an input/output data bus; a resettable microprocessor coupled directly to the local processor bus; and a bus interface controller coupled directly to the local processor bus and directly to the input/output data bus for providing communications between the local processor bus and input/output data bus. The bus interface controller provides for arbitration among devices directly coupled to the input/output data bus for access to the input/output data bus and to the local processor bus and for arbitration among the input/output data bus and the microprocessor for access to the local processor bus.Type: GrantFiled: June 20, 1994Date of Patent: May 13, 1997Assignee: International Business Machines CorporationInventors: Daniel P. Fuoco, Luis A. Hernandez, Eric Mathisen, Dennis L. Moeller, Jonathan H. Raymond, Esmaeil Tashakori
-
Patent number: 5537600Abstract: This invention relates to personal computers, and more particularly to personal computers in which capability is provided for the usual system controlling processor to be reset, initialized and then isolated if an alternate system controller is provided for the system.Type: GrantFiled: May 28, 1991Date of Patent: July 16, 1996Assignee: International Business Machines CorporationInventors: Daniel P. Fuoco, Luis A. Hernandez, Eric Mathisen, Dennis L. Moeller, Jonathan H. Raymond, Esmaeil Tashakori
-
Patent number: 5353417Abstract: This invention relates to personal computers, and more particularly to personal computers in which arbitration for control over a data handling bus occurs among a plurality of "master" devices coupled directly to the bus and memory address signals are varied in response to such arbitration. The personal computer system has a high speed local processor data bus, an input/output data bus, a microprocessor coupled directly to the local processor bus, volatile memory coupled to the local processor bus for volatile storage of data, and a bus interface controller coupled directly to the local processor bus and directly to the input/output data bus for providing communications between the buses. The bus interface controller provides for arbitration among devices directly coupled to the input/output data bus for access to the input/output data bus and to the local processor bus, and for arbitration among the input/output data bus and said microprocessor for access to the local processor bus.Type: GrantFiled: May 28, 1991Date of Patent: October 4, 1994Assignee: International Business Machines Corp.Inventors: Daniel P. Fuoco, Luis A. Hernandez, Eric Mathisen, Dennis L. Moeller, Jonathan H. Raymond, Esmaeil Tashakori
-
Patent number: 5300831Abstract: A control circuit and protocol are disclosed for an integrated circuit (such as a static PLA) wherein standby power is minimized during an idle processor state condition without loss of circuit outputs. For static PLAs, control circuits shutoff any active current path and drive the logic array outputs to zero whenever an idle state condition exists. Inputs to the logic array are held in static latches associated with the static PLA. The novel halt protocol includes: powering-down the logic macro upon initiation of an idle state by halting all internal clocks and then decoupling the logic array from power supply voltage VDD. Circuit power-up includes reactivating the logic array by first coupling the array to supply voltage VDD and allowing sufficient time for the outputs of the array and any associated logic to stabilize; and then restarting the previously halted internal clocks. Analogous techniques are also described for dynamic PLAs.Type: GrantFiled: September 4, 1992Date of Patent: April 5, 1994Inventors: Dac C. Pham, Sebastian T. Ventrone, Jonathan H. Raymond