Patents by Inventor Jun OGI
Jun OGI has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240036096Abstract: To achieve decreased noise and improved sensitivity by reducing parasitic capacitance in a charge detection sensor. The charge detection sensor includes a detection element, a detection electrode, and a contact. The detection element is provided on one surface of a semiconductor substrate and detects a charge. The detection electrode is provided on another surface different from the one surface of the semiconductor substrate. The contact penetrates the semiconductor substrate and electrically connects the detection electrode and the detection element. Since no wiring layer is formed between the detection element and the detection electrode, the parasitic capacitance is reduced.Type: ApplicationFiled: August 11, 2023Publication date: February 1, 2024Inventors: JUN OGI, YURI KATO, NAOHIKO KIMIZUKA, YOSHIHISA MATOBA, KAN SHIMIZU
-
Patent number: 11862656Abstract: There is provided a semiconductor device including: a plurality of bumps on a first semiconductor substrate; and a lens material in a region other than the plurality of bumps on the first semiconductor substrate, wherein a distance between a side of a bump closest to the lens material and a side of the lens material closest to the bump is greater than twice a diameter of the bump closest to the lens material, and wherein the distance between the side of the bump closest to the lens material and the side of the lens material closest to the bump is greater a minimum pitch of the bumps.Type: GrantFiled: April 5, 2022Date of Patent: January 2, 2024Assignee: SONY GROUP CORPORATIONInventors: Jun Ogi, Junichiro Fujimagari, Susumu Inoue, Atsushi Fujiwara
-
Publication number: 20230384431Abstract: A light receiving device according to an embodiment of the present disclosure includes a stacked chip structure including a pixel chip and a circuit chip that are stacked. In the pixel chip, a light receiving element is provided. The light receiving element generates a signal in accordance with reception of a photon. In the circuit chip, a circuit section that is included in a readout circuit is disposed along a direction perpendicular to a substrate surface of the circuit chip with respect to an electrical coupling section between the pixel chip and the circuit chip. The readout circuit reads the signal generated by the light receiving element.Type: ApplicationFiled: September 13, 2021Publication date: November 30, 2023Inventor: Jun Ogi
-
Publication number: 20230358608Abstract: A light-receiving apparatus (1a) includes a counting unit (11), a setting unit (12), and an acquiring unit (13). The counting unit is configured to measure a detection number of times that represents the number of times incidence of a photon to a light-receiving element has been detected within an exposure period and to output a counted value. The setting unit is configured to set a cycle of updating time information in accordance with an elapsed time during the exposure period. The acquiring unit is configured to acquire the time information indicating a time at which the counted value reaches a threshold before the exposure period elapses.Type: ApplicationFiled: June 9, 2023Publication date: November 9, 2023Inventors: Hongbo Zhu, Kazuki Hizu, Takafumi Takatsuka, Yusuke Oike, Jun Ogi, Yoshiaki Tashiro
-
Patent number: 11754610Abstract: To achieve decreased noise and improved sensitivity by reducing parasitic capacitance in a charge detection sensor. The charge detection sensor includes a detection element, a detection electrode, and a contact. The detection element is provided on one surface of a semiconductor substrate and detects a charge. The detection electrode is provided on another surface different from the one surface of the semiconductor substrate. The contact penetrates the semiconductor substrate and electrically connects the detection electrode and the detection element. Since no wiring layer is formed between the detection element and the detection electrode, the parasitic capacitance is reduced.Type: GrantFiled: August 14, 2018Date of Patent: September 12, 2023Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Jun Ogi, Yuri Kato, Naohiko Kimizuka, Yoshihisa Matoba, Kan Shimizu
-
Patent number: 11754442Abstract: A light-receiving apparatus (1a) includes a counting unit (11), a setting unit (12), and an acquiring unit (13). The counting unit is configured to measure a detection number of times that represents the number of times incidence of a photon to a light-receiving element has been detected within an exposure period and to output a counted value. The setting unit is configured to set a cycle of updating time information in accordance with an elapsed time during the exposure period. The acquiring unit is configured to acquire the time information indicating a time at which the counted value reaches a threshold before the exposure period elapses.Type: GrantFiled: March 6, 2020Date of Patent: September 12, 2023Assignee: Sony Semiconductor Solutions CorporationInventors: Hongbo Zhu, Kazuki Hizu, Takafumi Takatsuka, Yusuke Oike, Jun Ogi, Yoshiaki Tashiro
-
Publication number: 20230275112Abstract: To provide a semiconductor device with which it is possible to reduce parasitic capacitance between electrodes for a resistance element, and a method for manufacturing the semiconductor device. A semiconductor device according to the present disclosure includes: a substrate; a first resistance layer provided on the substrate; a first electrode in contact with a lower surface of the first resistance layer; and a second electrode in contact with an upper surface of the first resistance layer.Type: ApplicationFiled: April 6, 2021Publication date: August 31, 2023Applicant: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Hirokazu EJIRI, Jun OGI, Yuki KAWAHARA, Chigusa YAMANE
-
Patent number: 11492722Abstract: The present disclosure relates to a semiconductor apparatus and a potential measuring apparatus capable of preventing deterioration in signal characteristics due to parasitic capacitance caused by providing a configuration for realizing an electrode plating process when an electrode and an amplifier are provided on the same substrate. When a power source supplies a potential necessary for plating processing and a breaker reads a signal from liquid, and an amplifier amplifies and outputs the signal, the power source required for the plating processing is blocked with respect to the electrode. This is applicable to the potential measuring apparatus.Type: GrantFiled: November 17, 2017Date of Patent: November 8, 2022Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Masahiro Sato, Machiko Kametani, Jun Ogi, Yuri Kato
-
Publication number: 20220344386Abstract: To realize miniaturization of a pixel, reduction in noise, and high quantum efficiency, and to improve short-wavelength sensitivity while suppressing inter-pixel interference and variations for each pixel. According to the present disclosure, there is provided an imaging device including: a first semiconductor layer formed in a semiconductor substrate; a second semiconductor layer of a conductivity type opposite to a conductivity type of the first semiconductor layer formed on the first semiconductor layer; a pixel separation unit which defines a pixel region including the first semiconductor layer and the second semiconductor layer; a first electrode which is connected to the first semiconductor layer from one surface side of the semiconductor substrate; and a second electrode which is connected to the second semiconductor layer from a light irradiation surface side that is the other surface of the semiconductor substrate, and is formed to correspond to a position of the pixel separation unit.Type: ApplicationFiled: July 6, 2022Publication date: October 27, 2022Applicant: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Jun OGI, Yoshiaki TASHIRO, Takahiro TOYOSHIMA, Yorito SAKANO, Yusuke OIKE, Hongbo ZHU, Keiichi NAKAZAWA, Yukari TAKEYA, Atsushi OKUYAMA, Yasufumi MIYOSHI, Ryosuke MATSUMOTO, Atsushi HORIUCHI
-
Patent number: 11424281Abstract: To realize miniaturization of a pixel, reduction in noise, and high quantum efficiency, and to improve short-wavelength sensitivity while suppressing inter-pixel interference and variations for each pixel. According to the present disclosure, there is provided an imaging device including: a first semiconductor layer formed in a semiconductor substrate; a second semiconductor layer of a conductivity type opposite to a conductivity type of the first semiconductor layer formed on the first semiconductor layer; a pixel separation unit which defines a pixel region including the first semiconductor layer and the second semiconductor layer; a first electrode which is connected to the first semiconductor layer from one surface side of the semiconductor substrate; and a second electrode which is connected to the second semiconductor layer from a light irradiation surface side that is the other surface of the semiconductor substrate, and is formed to correspond to a position of the pixel separation unit.Type: GrantFiled: August 7, 2020Date of Patent: August 23, 2022Assignee: Sony Semiconductor Solutions CorporationInventors: Jun Ogi, Yoshiaki Tashiro, Takahiro Toyoshima, Yorito Sakano, Yusuke Oike, Hongbo Zhu, Keiichi Nakazawa, Yukari Takeya, Atsushi Okuyama, Yasufumi Miyoshi, Ryosuke Matsumoto, Atsushi Horiuchi
-
Publication number: 20220231070Abstract: There is provided a semiconductor device including: a plurality of bumps on a first semiconductor substrate; and a lens material in a region other than the plurality of bumps on the first semiconductor substrate, wherein a distance between a side of a bump closest to the lens material and a side of the lens material closest to the bump is greater than twice a diameter of the bump closest to the lens material, and wherein the distance between the side of the bump closest to the lens material and the side of the lens material closest to the bump is greater a minimum pitch of the bumps.Type: ApplicationFiled: April 5, 2022Publication date: July 21, 2022Applicant: Sony Group CorporationInventors: Jun OGI, Junichiro FUJIMAGARI, Susumu INOUE, Atsushi FUJIWARA
-
Publication number: 20220155153Abstract: A light-receiving apparatus (1a) includes a counting unit (11), a setting unit (12), and an acquiring unit (13). The counting unit is configured to measure a detection number of times that represents the number of times incidence of a photon to a light-receiving element has been detected within an exposure period and to output a counted value. The setting unit is configured to set a cycle of updating time information in accordance with an elapsed time during the exposure period. The acquiring unit is configured to acquire the time information indicating a time at which the counted value reaches a threshold before the exposure period elapses.Type: ApplicationFiled: March 6, 2020Publication date: May 19, 2022Inventors: Hongbo Zhu, Kazuki Hizu, Takafumi Takatsuka, Yusuke Oike, Jun Ogi, Yoshiaki Tashiro
-
Patent number: 11322539Abstract: There is provided a semiconductor device including: a plurality of bumps on a first semiconductor substrate; and a lens material in a region other than the plurality of bumps on the first semiconductor substrate, wherein a distance between a side of a bump closest to the lens material and a side of the lens material closest to the bump is greater than twice a diameter of the bump closest to the lens material, and wherein the distance between the side of the bump closest to the lens material and the side of the lens material closest to the bump is greater a minimum pitch of the bumps.Type: GrantFiled: June 3, 2020Date of Patent: May 3, 2022Assignee: SONY CORPORATIONInventors: Jun Ogi, Junichiro Fujimagari, Susumu Inoue, Atsushi Fujiwara
-
Patent number: 11125716Abstract: A potential measurement device includes a plurality of read-out electrodes arranged in an array shape and that detects a potential at a potential generation point generated due to a chemical change, and a reference electrode that detects a reference potential. The reference electrode is arranged within the array of the read-out electrodes. With this configuration, a low-noise potential measurement device in which noise superimposed on a wire from each of the read-out electrodes to an amplifier and noise superimposed on a wire from the reference electrode to the amplifier, i.e., wiring noise, can be reduced is achieved.Type: GrantFiled: August 9, 2016Date of Patent: September 21, 2021Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Jun Ogi, Yusuke Oike
-
Patent number: 10852292Abstract: The present disclosure relates to a semiconductor apparatus and a potential measuring apparatus capable of preventing electrostatic breakdown in an electrode formation process when an electrode and an amplifier are provided on a same substrate. A diode is provided of which a cathode is connected to a previous stage of an amplifying transistor for amplifying a signal read by a read electrode for reading a potential having contact with liquid in which a specimen is input and an anode is grounded. With such a configuration, by bypassing a negative charge generated between the electrode and the amplifying transistor in the electrode formation process from the diode and discharging the negative charge toward ground so as to prevent electrostatic breakdown. This is applicable to a bioelectric potential measuring apparatus.Type: GrantFiled: November 17, 2017Date of Patent: December 1, 2020Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Masahiro Sato, Machiko Kametani, Jun Ogi, Yuri Kato
-
Publication number: 20200365629Abstract: To realize miniaturization of a pixel, reduction in noise, and high quantum efficiency, and to improve short-wavelength sensitivity while suppressing inter-pixel interference and variations for each pixel. According to the present disclosure, there is provided an imaging device including: a first semiconductor layer formed in a semiconductor substrate; a second semiconductor layer of a conductivity type opposite to a conductivity type of the first semiconductor layer formed on the first semiconductor layer; a pixel separation unit which defines a pixel region including the first semiconductor layer and the second semiconductor layer; a first electrode which is connected to the first semiconductor layer from one surface side of the semiconductor substrate; and a second electrode which is connected to the second semiconductor layer from a light irradiation surface side that is the other surface of the semiconductor substrate, and is formed to correspond to a position of the pixel separation unit.Type: ApplicationFiled: August 7, 2020Publication date: November 19, 2020Applicant: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Jun OGI, Yoshiaki TASHIRO, Takahiro TOYOSHIMA, Yorito SAKANO, Yusuke OIKE, Hongbo ZHU, Keiichi NAKAZAWA, Yukari TAKEYA, Atsushi OKUYAMA, Yasufumi MIYOSHI, Ryosuke MATSUMOTO, Atsushi HORIUCHI
-
Publication number: 20200295071Abstract: There is provided a semiconductor device including: a plurality of bumps on a first semiconductor substrate; and a lens material in a region other than the plurality of bumps on the first semiconductor substrate, wherein a distance between a side of a bump closest to the lens material and a side of the lens material closest to the bump is greater than twice a diameter of the bump closest to the lens material, and wherein the distance between the side of the bump closest to the lens material and the side of the lens material closest to the bump is greater a minimum pitch of the bumps.Type: ApplicationFiled: June 3, 2020Publication date: September 17, 2020Applicant: Sony CorporationInventors: Jun OGI, Junichiro FUJIMAGARI, Susumu INOUE, Atsushi FUJIWARA
-
Patent number: 10777597Abstract: To realize miniaturization of a pixel, reduction in noise, and high quantum efficiency, and to improve short-wavelength sensitivity while suppressing inter-pixel interference and variations for each pixel. According to the present disclosure, there is provided an imaging device including: a first semiconductor layer formed in a semiconductor substrate; a second semiconductor layer of a conductivity type opposite to a conductivity type of the first semiconductor layer formed on the first semiconductor layer; a pixel separation unit which defines a pixel region including the first semiconductor layer and the second semiconductor layer; a first electrode which is connected to the first semiconductor layer from one surface side of the semiconductor substrate; and a second electrode which is connected to the second semiconductor layer from a light irradiation surface side that is the other surface of the semiconductor substrate, and is formed to correspond to a position of the pixel separation unit.Type: GrantFiled: March 20, 2018Date of Patent: September 15, 2020Assignee: Sony Semiconductor Solutions CorporationInventors: Jun Ogi, Yoshiaki Tashiro, Takahiro Toyoshima, Yorito Sakano, Yusuke Oike, Hongbo Zhu, Keiichi Nakazawa, Yukari Takeya, Atsushi Okuyama, Yasufumi Miyoshi, Ryosuke Matsumoto, Atsushi Horiuchi
-
Publication number: 20200271710Abstract: To achieve decreased noise and improved sensitivity by reducing parasitic capacitance in a charge detection sensor. The charge detection sensor includes a detection element, a detection electrode, and a contact. The detection element is provided on one surface of a semiconductor substrate and detects a charge. The detection electrode is provided on another surface different from the one surface of the semiconductor substrate. The contact penetrates the semiconductor substrate and electrically connects the detection electrode and the detection element. Since no wiring layer is formed between the detection element and the detection electrode, the parasitic capacitance is reduced.Type: ApplicationFiled: August 14, 2018Publication date: August 27, 2020Inventors: JUN OGI, YURI KATO, NAOHIKO KIMIZUKA, YOSHIHISA MATOBA, KAN SHIMIZU
-
Patent number: 10707259Abstract: There is provided a semiconductor device including: a plurality of bumps on a first semiconductor substrate; and a lens material in a region other than the plurality of bumps on the first semiconductor substrate, wherein a distance between a side of a bump closest to the lens material and a side of the lens material closest to the bump is greater than twice a diameter of the bump closest to the lens material, and wherein the distance between the side of the bump closest to the lens material and the side of the lens material closest to the bump is greater a minimum pitch of the bumps.Type: GrantFiled: January 8, 2019Date of Patent: July 7, 2020Assignee: Sony CorporationInventors: Jun Ogi, Junichiro Fujimagari, Susumu Inoue, Atsushi Fujiwara