Patents by Inventor Jung-Hoon Chun
Jung-Hoon Chun has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230298663Abstract: A neural network method and device are included, A neural network circuit includes a synaptic memory cell including a resistive memory element, which is disposed along an output line and which can have a first resistance value and a second resistance value as a resistance value, the synaptic memory cell generates a column signal, based on the resistance value of the resistive memory element and an input signal received via an input line, a reference memory cell including a reference memory element, which is disposed along a reference line and which has a resistance value that is a ratio of the first and second resistance values, the reference memory cell generates a reference signal, based on the resistance value of the reference memory element and the input signal, and an output circuit generates an output signal for the output line based on the column signal and the reference signal.Type: ApplicationFiled: August 8, 2022Publication date: September 21, 2023Applicants: SAMSUNG ELECTRONICS CO., LTD., Research & Business Foundation SUNGKYUNKWAN UNIVERSITYInventors: Jung Hoon CHUN, Ji Ho SONG, Yoonmyung LEE, Ju A LEE
-
Publication number: 20230186986Abstract: A device with a neural network includes: a synaptic memory cell comprising a resistive memory element, which is disposed along an output line and which has either one of a first resistance value and a second resistance value, and configured to generate a column signal based on the resistive memory element and an input signal in response to the input signal being received through an input line; a reference memory cell comprising a reference memory element, which is disposed along a reference line and which has the second resistance value different from the first resistance value, and configured to generate a reference signal based on the reference memory element and the input signal; and an output circuit configured to generate an output signal for the output line from the column signal and the reference signal.Type: ApplicationFiled: June 1, 2022Publication date: June 15, 2023Applicants: SAMSUNG ELECTRONICS CO., LTD., Research & Business Foundation SUNGKYUNKWAN UNIVERSITYInventors: Jung-Hoon CHUN, Jiho SONG, Yoonmyung LEE, Jua LEE
-
Patent number: 11626143Abstract: An output driver includes a pre driver including pre driving circuits, each including first and second pre pumps, and a main driver including main driving circuits, each including first and second main pumps. Each of the first and second pre pumps includes a first driving capacitor, and each of the first and second main pumps includes a second driving capacitor. During a first half cycle of a clock signal, the first pre pump and the first main pump perform a precharge operation, and the second pre pump and the second main pump perform a first driving operation, and during a second half cycle of the clock signal, the first pre pump and the first main pump perform the first driving operation, and the second pre pump and the second main pump perform the precharge operation. Capacitances of the first and second driving capacitors are different.Type: GrantFiled: September 22, 2021Date of Patent: April 11, 2023Assignees: SAMSUNG ELECTRONICS CO., LTD., RESEARCH & BUSINESS FOUNDATION SUNGKYUNKWAN UNIVERSITYInventors: Hyeran Kim, Junyeol Lee, Jung-Hoon Chun
-
Patent number: 11611362Abstract: A duobinary receiver includes a signal dividing circuit configured to output a plurality of data by dividing an input signal according to a plurality of multi-phase sampling clocks signals; a level detecting circuit configured to output a plurality of state signals respectively corresponding to duobinary levels of the plurality of data; and a data converting circuit configured to decode the plurality of state signals to output a corresponding plurality of bits.Type: GrantFiled: August 25, 2021Date of Patent: March 21, 2023Assignees: SK hynix Inc., RESEARCH & BUSINESS FOUNDATION SUNGKYUNKWAN UNIVERSITYInventors: Dongsuk Kang, Jaewoo Park, Jung-Hoon Chun, Kyu Dong Hwang, Dae Han Kwon
-
Patent number: 11476885Abstract: A transceiver includes a duobinary conversion circuit configured to determine a level of an input signal which is a duobinary signal according to an intermediate voltage, a first reference voltage higher than the intermediate voltage, and a second reference voltage lower than the intermediate voltage, and to convert the input signal into a non-return-to-zero (NRZ) signal; and a control circuit configured to generate one or more control signals to substantially remove inter-symbol interference (ISI) between symbols of the input signal, and to adjust the first reference voltage, or the second reference voltage, or both according to the level of the input signal.Type: GrantFiled: February 16, 2021Date of Patent: October 18, 2022Assignees: SK hynix Inc., RESEARCH & BUSINESS FOUNDATION SUNGKYUNKWAN UNIVERSITYInventors: Dongsuk Kang, Xuefan Jin, Jaewoo Park, Jung-Hoon Chun, Kyu Dong Hwang, Dae Han Kwon
-
Patent number: 11467264Abstract: Provided is an apparatus for measuring a depth with a pseudo 4-tap pixel structure, the apparatus including a delta sigma circuit configured to calculate, through a delta sigma operation, a delta value of a first angle corresponding to a first row line of a pixel array for measuring a depth of an object and calculate, through a delta sigma operation, a delta value of a third angle corresponding to a second row line of the pixel array, a memory configured to store the calculated delta value of the first angle corresponding to the first row line, and an arithmetic logic unit (ALU) configured to compute depth information corresponding to the first row line by using the stored delta value of the first angle corresponding to the first row line and the calculated delta value of the third angle corresponding to the second row line.Type: GrantFiled: March 6, 2020Date of Patent: October 11, 2022Assignee: Research & Business Foundation Sungkyunkwan UniversityInventors: Jae Hyuk Choi, Dong Uk Kim, Jung Hoon Chun
-
Publication number: 20220254383Abstract: An output driver includes a pre driver including pre driving circuits, each including first and second pre pumps, and a main driver including main driving circuits, each including first and second main pumps. Each of the first and second pre pumps includes a first driving capacitor, and each of the first and second main pumps includes a second driving capacitor. During a first half cycle of a clock signal, the first pre pump and the first main pump perform a precharge operation, and the second pre pump and the second main pump perform a first driving operation, and during a second half cycle of the clock signal, the first pre pump and the first main pump perform the first driving operation, and the second pre pump and the second main pump perform the precharge operation. Capacitances of the first and second driving capacitors are different.Type: ApplicationFiled: September 22, 2021Publication date: August 11, 2022Inventors: Hyeran KIM, Junyeol LEE, Jung-Hoon CHUN
-
Patent number: 11374570Abstract: A transmitter provides a duobinary signal corresponding to one of level 0, level 1, and level 2 based on first data and second data, and includes a pull-up driving circuit including a plurality of pull-up resistors selectively coupled between a first power source and a transmission node according to the first data and the second data; and a pull-down driving circuit including a plurality of pull-down resistors selectively coupled between the transmission node and a second power source, wherein at least one of the plurality of pull-up resistors is coupled between the first power source and the transmission node both when the first data is activated and when the second data is activated, or at least one of the plurality of pull-down resistors is coupled between the second power source and the transmission node both when the first data is activated and when the second data is activated.Type: GrantFiled: August 5, 2021Date of Patent: June 28, 2022Assignees: SK hynix Inc., RESEARCH & BUSINESS FOUNDATION SUNGKYUNKWAN UNIVERSITYInventors: Dongsuk Kang, Jaewoo Park, Jung-Hoon Chun, Kyu Dong Hwang, Dae Han Kwon
-
Publication number: 20220166451Abstract: A duobinary receiver includes a signal dividing circuit configured to output a plurality of data by dividing an input signal according to a plurality of multi-phase sampling clocks signals; a level detecting circuit configured to output a plurality of state signals respectively corresponding to duobinary levels of the plurality of data; and a data converting circuit configured to decode the plurality of state signals to output a corresponding plurality of bits.Type: ApplicationFiled: August 25, 2021Publication date: May 26, 2022Inventors: Dongsuk KANG, Jaewoo PARK, Jung-Hoon CHUN, Kyu Dong HWANG, Dae Han KWON
-
Patent number: 11146378Abstract: A signal receiving device may not need to consider jitter characteristics of a received signal by including a transition detecting device which receives first to third input signals having different signal levels for each unit interval, compares whether a signal level of a first differential signal, which is a differential signal between the first input signal and the second input signal among the first to third input signals, is greater than a first reference signal level to output a first comparison signal, and compares whether the signal level of the first differential signal is greater than a second reference signal level different from the first reference signal level to output a second comparison signal, and a clock data recovering device which recovers a clock signal embedded in the first to third input signals on the basis of the first and second comparison signals to output the recovery clock signal.Type: GrantFiled: June 1, 2020Date of Patent: October 12, 2021Assignees: SAMSUNG ELECTRONICS CO., LTD., RESEARCH & BUSINESS FOUNDATION SUNGKYUNKWAN UNIVERSITYInventors: Tae-Jin Kim, Jung-Hoon Chun, Jae Youl Lee, Hyun Wook Lim
-
Publication number: 20210297107Abstract: A transceiver includes a duobinary conversion circuit configured to determine a level of an input signal which is a duobinary signal according to an intermediate voltage, a first reference voltage higher than the intermediate voltage, and a second reference voltage lower than the intermediate voltage, and to convert the input signal into a non-return-to-zero (NRZ) signal; and a control circuit configured to generate one or more control signals to substantially remove inter-symbol interference (ISI) between symbols of the input signal, and to adjust the first reference voltage, or the second reference voltage, or both according to the level of the input signal.Type: ApplicationFiled: February 16, 2021Publication date: September 23, 2021Inventors: Dongsuk KANG, Xuefan JIN, Jaewoo PARK, Jung-Hoon CHUN, Kyu Dong HWANG, Dae Han KWON
-
Publication number: 20210091922Abstract: A signal receiving device may not need to consider jitter characteristics of a received signal by including a transition detecting device which receives first to third input signals having different signal levels for each unit interval, compares whether a signal level of a first differential signal, which is a differential signal between the first input signal and the second input signal among the first to third input signals, is greater than a first reference signal level to output a first comparison signal, and compares whether the signal level of the first differential signal is greater than a second reference signal level different from the first reference signal level to output a second comparison signal, and a clock data recovering device which recovers a clock signal embedded in the first to third input signals on the basis of the first and second comparison signals to output the recovery clock signal.Type: ApplicationFiled: June 1, 2020Publication date: March 25, 2021Applicants: Samsung Electronics Co., Ltd., RESEARCH & BUSINESS FOUNDATION SUNGKYUNKWAN UNIVERSITYInventors: Tae-Jin KIM, Jung-Hoon CHUN, Jae Youl LEE, Hyun Wook LIM
-
Patent number: 10863126Abstract: Provided are a CIS system and a method of processing the same using a low power multi-mode data path. In order to drive a circuit with low-power, the CMOS Image Sensor (CIS) system rearranges and transmits data in consideration of a color of pixel data and a most significant bit (MSB) and a least significant bit (LSB) of the pixel data using a low-power multi-mode data path. The CIS system can implement multi-modes including a low power mode and a high speed mode, reduce the number of data transitions by merging data of the same color in a always-on low-power mode and a photo-shooting low-power (PS-LP) mode to reduce power consumption and process data in a high speed using a pipeline in a photo-shooting high-speed (PS-HS) mode.Type: GrantFiled: June 10, 2019Date of Patent: December 8, 2020Assignee: Research & Business Foundation Sungkyunkwan UniversityInventors: Sang Hoon Kim, Jae Hyuk Choi, Jung Hoon Chun
-
Patent number: 10848133Abstract: An oscillator includes a constant current generator configured to generate a constant current by maintaining a predetermined potential difference between both a first end and a second end of a resistor, and an oscillating element configured to output a clock signal corresponding to a charge and discharge cycle of a capacitor based on a bias current corresponding to the constant current.Type: GrantFiled: February 6, 2019Date of Patent: November 24, 2020Assignees: Samsung Electronics Co., Ltd., Research & Business Foundation Sungkyunkwan UniversityInventors: Jonghan Kim, Chisung Bae, Jaemin Choi, Yoonmyung Lee, Jung-Hoon Chun
-
Publication number: 20200292676Abstract: Provided is an apparatus for measuring a depth with a pseudo 4-tap pixel structure, the apparatus including a delta sigma circuit configured to calculate, through a delta sigma operation, a delta value of a first angle corresponding to a first row line of a pixel array for measuring a depth of an object and calculate, through a delta sigma operation, a delta value of a third angle corresponding to a second row line of the pixel array, a memory configured to store the calculated delta value of the first angle corresponding to the first row line, and an arithmetic logic unit (ALU) configured to compute depth information corresponding to the first row line by using the stored delta value of the first angle corresponding to the first row line and the calculated delta value of the third angle corresponding to the second row line.Type: ApplicationFiled: March 6, 2020Publication date: September 17, 2020Applicant: RESEARCH & BUSINESS FOUNDATION SUNGKYUNKWAN UNIVERSITYInventors: Jae Hyuk CHOI, Dong Uk KIM, Jung Hoon CHUN
-
Patent number: 10778205Abstract: A transmitter includes: a pulse amplitude modulation encoder that encodes serial data to multi-bit transmission data of a first data group and a second data group; a first driver that converts first multi-bit transmission data of the first data group to a first differential signal having a first voltage swing width; a second driver that converts second multi-bit transmission data of the second data group to a second differential signal having a second voltage swing width narrower than the first voltage swing width; a first voltage regulator that provides to the second driver a first low swing voltage for generating the second differential signal; a second voltage regulator that provides to the second driver a second low swing voltage less than the first low swing voltage; and a constant current load switch that provides a current path between the first and second voltage regulators depending on deactivation of the second driver.Type: GrantFiled: April 24, 2019Date of Patent: September 15, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Ha Kim, Jung Hoon Chun, Hwaseok Oh
-
Publication number: 20200184174Abstract: An electronic device, according to various embodiments of the present invention, may comprise: a pixel array consisting of an arrangement of pixels, each forming a capacitance corresponding to at least a portion of an object; a protective layer disposed on the pixel array; and guide walls formed and arranged within the protective layer, wherein the guide walls have a lower dielectric constant than other portions of the protective layer and may be arranged at an interval corresponding to at least the width of the width or length of each of the pixels. The electronic device as above may vary according to the embodiments.Type: ApplicationFiled: April 23, 2018Publication date: June 11, 2020Inventors: Kyung-Hoon SONG, Jung-Hoon CHUN
-
Patent number: 10567124Abstract: A serial communication interface circuit includes a transmitter configured to convert first parallel data into first serial data and transmit the first serial data through an output port; a receiver configured to receive second serial data through an input port and convert the second serial data into second parallel data; a test controller configured to generate at least one test control signal; and an embedded external loopback circuit configured to form an external loopback path between the output port and the input port to receive the first serial data and output the second serial data according to at least one channel model in response to the at least one test control signal in a test mode.Type: GrantFiled: January 10, 2018Date of Patent: February 18, 2020Assignees: SAMSUNG ELECTRONICS CO., LTD., RESEARCH & BUSINESS FOUNDATION OF SUNGKYUNKWAN UNIVERSITYInventors: Sung-Ha Kim, Jung-Hoon Chun
-
Publication number: 20190386615Abstract: An oscillator includes a constant current generator configured to generate a constant current by maintaining a predetermined potential difference between both a first end and a second end of a resistor, and an oscillating element configured to output a clock signal corresponding to a charge and discharge cycle of a capacitor based on a bias current corresponding to the constant current.Type: ApplicationFiled: February 6, 2019Publication date: December 19, 2019Applicants: SAMSUNG ELECTRONICS CO., LTD., Research & Business Foundation SUNGKYUNKWAN UNIVERSITYInventors: Jonghan KIM, Chisung BAE, Jaemin CHOI, Yoonmyung LEE, Jung-Hoon CHUN
-
Publication number: 20190379849Abstract: Provided are a CIS system and a method of processing the same using a low power multi-mode data path. In order to drive a circuit with low-power, the CMOS Image Sensor (CIS) system rearranges and transmits data in consideration of a color of pixel data and a most significant bit (MSB) and a least significant bit (LSB) of the pixel data using a low-power multi-mode data path. The CIS system can implement multi-modes including a low power mode and a high speed mode, reduce the number of data transitions by merging data of the same color in a always-on low-power mode and a photo-shooting low-power (PS-LP) mode to reduce power consumption and process data in a high speed using a pipeline in a photo-shooting high-speed (PS-HS) mode.Type: ApplicationFiled: June 10, 2019Publication date: December 12, 2019Applicant: RESEARCH & BUSINESS FOUNDATION SUNGKYUNKWAN UNIVERSITYInventors: Sang Hoon KIM, Jae Hyuk CHOI, Jung Hoon CHUN