Patents by Inventor Jung Mi Tak
Jung Mi Tak has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230317603Abstract: A semiconductor memory device with a three-dimensional (3D) structure may include: a cell region arranged over a substrate, including a cell structure; a peripheral circuit region arranged between the substrate and the cell region; an upper wiring structure arranged over the cell region; main channel films and dummy channel films formed through the cell structure. The dummy channel films are suitable for electrically coupling the upper wiring structure.Type: ApplicationFiled: June 8, 2023Publication date: October 5, 2023Inventors: Jung-Mi TAK, Sung-Lae OH
-
Patent number: 11710697Abstract: A semiconductor memory device with a three-dimensional (3D) structure may include: a cell region arranged over a substrate, including a cell structure; a peripheral circuit region arranged between the substrate and the cell region; an upper wiring structure arranged over the cell region; main channel films and dummy channel films formed through the cell structure. The dummy channel films are suitable for electrically coupling the upper wiring structure.Type: GrantFiled: December 17, 2019Date of Patent: July 25, 2023Assignee: SK hynix Inc.Inventors: Jung-Mi Tak, Sung-Lae Oh
-
Publication number: 20200126903Abstract: A semiconductor memory device with a three-dimensional (3D) structure may include: a cell region arranged over a substrate, including a cell structure; a peripheral circuit region arranged between the substrate and the cell region; an upper wiring structure arranged over the cell region; main channel films and dummy channel films formed through the cell structure. The dummy channel films are suitable for electrically coupling the upper wiring structure.Type: ApplicationFiled: December 17, 2019Publication date: April 23, 2020Inventors: Jung-Mi TAK, Sung-Lae OH
-
Patent number: 10546814Abstract: A semiconductor memory device with a three-dimensional (3D) structure may include: a cell region arranged over a substrate, including a cell structure; a peripheral circuit region arranged between the substrate and the cell region; an upper wiring structure arranged over the cell region; main channel films and dummy channel films formed through the cell structure. The dummy channel films are suitable for electrically coupling the upper wiring structure.Type: GrantFiled: November 16, 2016Date of Patent: January 28, 2020Assignee: SK hynix Inc.Inventors: Jung-Mi Tak, Sung-Lae Oh
-
Publication number: 20180040553Abstract: A semiconductor memory device with a three-dimensional (3D) structure may include: a cell region arranged over a substrate, including a cell structure; a peripheral circuit region arranged between the substrate and the cell region; an upper wiring structure arranged over the cell region; main channel films and dummy channel films formed through the cell structure. The dummy channel films are suitable for electrically coupling the upper wiring structure.Type: ApplicationFiled: November 16, 2016Publication date: February 8, 2018Inventors: Jung-Mi TAK, Sung-Lae OH
-
Patent number: 9424895Abstract: A semiconductor memory apparatus includes a write driver configured to transfer input data to a data storage region. The semiconductor memory apparatus may also include a sense amplifier configured to sense and amplify the data stored in the data storage region and output output data. Further, the semiconductor memory apparatus may also include an enable signal generation block configured to generate a write driver enable signal and a sense amplifier enable signal according to a comparison result of the input data and the output data.Type: GrantFiled: April 3, 2014Date of Patent: August 23, 2016Assignee: SK hynix Inc.Inventors: Seung Kyun Lim, Jung Mi Tak
-
Patent number: 9196326Abstract: A semiconductor memory apparatus may include a program voltage generation block configured to generate a program voltage in response to program codes; a precharge voltage generation block configured to generate a precharge voltage in response to the program codes and addresses; and a main bit line configured to be applied with the program voltage and the precharge voltage.Type: GrantFiled: April 10, 2014Date of Patent: November 24, 2015Assignee: SK Hynix Inc.Inventors: Jung Hyuk Yoon, Jung Mi Tak
-
Publication number: 20150179231Abstract: A semiconductor memory apparatus may include a program voltage generation block configured to generate a program voltage in response to program codes; a precharge voltage generation block configured to generate a precharge voltage in response to the program codes and addresses; and a main bit line configured to be applied with the program voltage and the precharge voltage.Type: ApplicationFiled: April 10, 2014Publication date: June 25, 2015Applicant: SK hynix Inc.Inventors: Jung Hyuk YOON, Jung Mi TAK
-
Publication number: 20150117121Abstract: A semiconductor memory apparatus includes a write driver configured to transfer input data to a data storage region. The semiconductor memory apparatus may also include a sense amplifier configured to sense and amplify the data stored in the data storage region and output output data. Further, the semiconductor memory apparatus may also include an enable signal generation block configured to generate a write driver enable signal and a sense amplifier enable signal according to a comparison result of the input data and the output data.Type: ApplicationFiled: April 3, 2014Publication date: April 30, 2015Applicant: SK hynix Inc.Inventors: Seung Kyun LIM, Jung Mi TAK
-
Patent number: 8811097Abstract: A semiconductor device includes: a memory cell array comprising a plurality of blocks each comprising a memory cell arranged at an intersection between a word line and a bit line; and a block state information storing unit configured to store state information of the respective blocks. The block state information storing unit stores lock state information to partially limit access to each of the blocks in response to a power-up signal.Type: GrantFiled: August 31, 2012Date of Patent: August 19, 2014Assignee: SK Hynix Inc.Inventors: Ji Hyae Bae, Jung Mi Tak
-
Patent number: 8654603Abstract: A nonvolatile memory device is provided relating to a test operation for a Low Power Double-Data-Rate (LPDDR) nonvolatile memory device. The nonvolatile memory device comprises a command decoder configured to decode a test mode signal in a test mode to output program and erasure signals into a memory, an address decoder configured to decode a command address inputted through an address pin in the test mode to output a cell array address into the memory, and an overlay window configured to store a data inputted through a data pin in the test mode.Type: GrantFiled: May 9, 2012Date of Patent: February 18, 2014Assignee: SK Hynix Inc.Inventors: Jung Mi Tak, Ji Hyae Bae
-
Publication number: 20130322191Abstract: A semiconductor device includes: a memory cell array comprising a plurality of blocks each comprising a memory cell arranged at an intersection between a word line and a bit line; and a block state information storing unit configured to store state information of the respective blocks. The block state information storing unit stores lock state information to partially limit access to each of the blocks in response to a power-up signal.Type: ApplicationFiled: August 31, 2012Publication date: December 5, 2013Applicant: SK HYNIX INC.Inventors: Ji Hyae BAE, Jung Mi TAK
-
Patent number: 8503239Abstract: A block control device for a semiconductor memory and a method for controlling the same are disclosed, which relate to a technology for controlling a block operation state of a Low Power Double-Data-Rate 2 (LPDDR2) non-volatile memory device. A block control device for use in a semiconductor memory includes a block address comparator configured to compare a first block address with a last block address, and output a same pulse or unequal pulse according to the comparison result, a block address driver configured to output a lock state control signal for driving a block address in response to the same pulse, a block address counter configured to count block addresses from the first block address to the last block address in response to the unequal pulse, and generate a block data activation pulse, and a block address register configured to store a lock state of a corresponding block in response to the lock state control signal and the block data activation pulse.Type: GrantFiled: December 28, 2010Date of Patent: August 6, 2013Assignee: Hynix Semiconductor Inc.Inventors: Jung Mi Tak, Ji Hyae Bae
-
Publication number: 20120287728Abstract: A nonvolatile memory device is provided relating to a test operation for a Low Power Double-Data-Rate (LPDDR) nonvolatile memory device. The nonvolatile memory device comprises a command decoder configured to decode a test mode signal in a test mode to output program and erasure signals into a memory, an address decoder configured to decode a command address inputted through an address pin in the test mode to output a cell array address into the memory, and an overlay window configured to store a data inputted through a data pin in the test mode.Type: ApplicationFiled: May 9, 2012Publication date: November 15, 2012Applicant: SK Hynix Inc.Inventors: Jung Mi TAK, Ji Hyae BAE
-
Patent number: 8300495Abstract: A block control command generation circuit includes first and second latch units, an input selection unit, a pull-down driving unit, and an output selection unit. The first and second latch units store initial values at different levels in response to initialization signals. The input selection unit selectively transmits a first block control signal to the first latch unit in response to an input enable signal. The pull-down driving unit selectively pull-down drives an input node of the second latch unit in response to a second block control signal and the input enable signal. The output selection unit outputs signals, which are stored in the first and second latch units, as first and second block control command signals in response to an output enable signal, respectively.Type: GrantFiled: December 31, 2010Date of Patent: October 30, 2012Assignee: SK Hynix Inc.Inventors: Jung Mi Tak, Hyuck Soo Yoon, Ji Hyae Bae
-
Publication number: 20120137046Abstract: A block control device for a semiconductor memory and a method for controlling the same are disclosed, which relate to a technology for controlling a block operation state of a Low Power Double-Data-Rate 2 (LPDDR2) non-volatile memory device. A block control device for use in a semiconductor memory includes a block address comparator configured to compare a first block address with a last block address, and output a same pulse or unequal pulse according to the comparison result, a block address driver configured to output a lock state control signal for driving a block address in response to the same pulse, a block address counter configured to count block addresses from the first block address to the last block address in response to the unequal pulse, and generate a block data activation pulse, and a block address register configured to store a lock state of a corresponding block in response to the lock state control signal and the block data activation pulse.Type: ApplicationFiled: December 28, 2010Publication date: May 31, 2012Applicant: Hynix Semiconductor Inc.Inventors: Jung Mi TAK, Ji Hyae Bae
-
Publication number: 20120051153Abstract: A block control command generation circuit includes first and second latch units, an input selection unit, a pull-down driving unit, and an output selection unit. The first and second latch units store initial values at different levels in response to initialization signals. The input selection unit selectively transmits a first block control signal to the first latch unit in response to an input enable signal. The pull-down driving unit selectively pull-down drives an input node of the second latch unit in response to a second block control signal and the input enable signal. The output selection unit outputs signals, which are stored in the first and second latch units, as first and second block control command signals in response to an output enable signal, respectively.Type: ApplicationFiled: December 31, 2010Publication date: March 1, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Jung Mi TAK, Hyuck Soo YOON, Ji Hyae BAE