Patents by Inventor Kannan Rajamani
Kannan Rajamani has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240187012Abstract: An analog-to-digital converter (ADC) system is provided. The ADC system includes a first signal path. The first signal path includes a first ADC configured to generate first digital data based on an input signal. The first ADC is a time-interleaved ADC including a plurality of sub-ADCs. The first signal path further includes circuitry configured to output activity data indicating at least which of the plurality of sub-ADCs is currently active. The ADC system further includes a correction circuit configured to output digital correction data based on the activity data. Further, the ADC system includes a second signal path coupled in parallel to the first signal path. The second signal path includes a second ADC configured to generate second digital data based on the input signal and a combiner circuit configured to generate modified second digital data by combining the second digital data and the correction data.Type: ApplicationFiled: June 25, 2021Publication date: June 6, 2024Inventors: Matteo CAMPONESCHI, Albert MOLINA, Kannan RAJAMANI, Martin CLARA
-
Patent number: 12003248Abstract: A method and system for controlling an analog-to-digital converter (ADC) in an observation path in a transceiver. The transceiver includes a transmit path, a receive path, and an observation path. The observation path includes an analog buffer and an observation ADC. A controller generates a control signal to control sampling events at the observation ADC to activate the observation ADC at combined uniform and non-uniform sampling instants. The controller may also generate a second control signal indicating whether digital data obtained by the observation ADC is valid or not. The digital data generated by the observation ADC at non-uniform sampling instants is indicated as invalid and digital data generated by the observation ADC at uniform sampling instants is indicated as valid. The digital data indicated as invalid may be discarded and the digital data indicated as valid is used for calibration of the transmit path or the receive path.Type: GrantFiled: December 23, 2020Date of Patent: June 4, 2024Assignee: Intel CorporationInventors: Matteo Camponeschi, Albert Molina, Kannan Rajamani, Giacomo Cascio, Christian Lindholm
-
Publication number: 20240007337Abstract: Techniques are disclosed for the use of Crest Factor Reduction (CFR) technique that utilizes a cancellation pulse signal having a reduced length. The CFR technique may be applied to a signal to be transmitted, which may comprise a composite signal having one or more carrier signals. Each carrier signal of the composite signal may be filtered via a respective channel filter and then recombined to form the signal to be transmitted, on which the CFR operations are then applied. The length of the cancellation pulse signal is less than the number of taps of the channel filter with the largest number of taps. This reduction in cancellation pulse signal length significantly reduces the processing power required to perform the CFR operations while maintaining regulatory emissions compliance.Type: ApplicationFiled: June 30, 2022Publication date: January 4, 2024Inventors: Sunitha Motipalli, Kameran Azadet, Albert Molina, Joseph Othmer, Kannan Rajamani
-
Publication number: 20240004957Abstract: Techniques are disclosed for the use of Crest Factor Reduction (CFR) algorithm that performs oversampling of an input signal and a cancellation pulse, and detects a set of peak samples in the upsampled input signal that exceed a predetermined threshold value. The peak samples are clustered such that a subset of the oversampled signal peaks are used to compute gain factors for the generation of a scaled truncated upsampled cancellation pulse. Several scaled truncated upsampled cancellation pulses are applied in parallel to perform peak cancellation of the highest peak in each cluster as part of an initial peak cancellation process. Any remaining peaks are canceled by iterative gain factors computation process. A final cancellation pulse is then generated by multiplying a cancellation pulse by the computed gain factors.Type: ApplicationFiled: June 30, 2022Publication date: January 4, 2024Inventors: Sunitha Motipalli, Kameran Azadet, Albert Molina, Joseph Othmer, Kannan Rajamani
-
Publication number: 20240008045Abstract: Techniques are disclosed for the use of a hybrid architecture that combines a programmable processing array and a hardware accelerator. The hybrid architecture functions to maintain synchronization between data samples to be transmitted and a measured or observed transmission of the data samples. By comparing these blocks of data samples, DFE functions such as digital pre-distortion (DPD) parameter adaptation may be implemented. The hybrid architecture enables high flexibility at low additional cost. To further limit the costs, the programable processing array may have processing power and memory that is reduced compared to conventional processing array implementations.Type: ApplicationFiled: June 29, 2022Publication date: January 4, 2024Inventors: Kannan Rajamani, Kameran Azadet, Kevin Kinney, Thomas Smith, Zoran Zivkovic
-
Publication number: 20230205730Abstract: Techniques are disclosed for the use of a hybrid architecture that combines a programmable processing array and a hardware accelerator. The hybrid architecture dedicates the most computationally intensive blocks to the hardware accelerator, while maintaining flexibility for additional computations to be performed by the programmable processing array. An interface is also described for coupling the processing array to the hardware accelerator, which achieves a division of functionality and connects the programmable processing array components to the hardware accelerator components without sacrificing flexibility. This results in a balance between power/area and flexibility.Type: ApplicationFiled: December 23, 2021Publication date: June 29, 2023Inventors: Zoran Zivkovic, Kameran Azadet, Kannan Rajamani, Thomas Smith
-
Publication number: 20230205727Abstract: Techniques are disclosed for the use of a hybrid architecture that combines a programmable processing array and a hardware accelerator. The hybrid architecture dedicates the most computationally intensive blocks to the hardware accelerator, which may be implemented for the computation of pre-distortion (DPD) coefficients while maintaining flexibility for additional DPD computations to be performed by the programmable processing array. An interface is also described for coupling the processing array to the hardware accelerator, which achieves a division of functionality and connects the programmable processing array components to the hardware accelerator components without sacrificing flexibility. This results in a balance between power/area and flexibility.Type: ApplicationFiled: December 23, 2021Publication date: June 29, 2023Inventors: Zoran Zivkovic, Kameran Azadet, Kannan Rajamani, Thomas Smith
-
Publication number: 20220200616Abstract: A method and system for controlling an analog-to-digital converter (ADC) in an observation path in a transceiver. The transceiver includes a transmit path, a receive path, and an observation path. The observation path includes an analog buffer and an observation ADC. A controller generates a control signal to control sampling events at the observation ADC to activate the observation ADC at combined uniform and non-uniform sampling instants. The controller may also generate a second control signal indicating whether digital data obtained by the observation ADC is valid or not. The digital data generated by the observation ADC at non-uniform sampling instants is indicated as invalid and digital data generated by the observation ADC at uniform sampling instants is indicated as valid. The digital data indicated as invalid may be discarded and the digital data indicated as valid is used for calibration of the transmit path or the receive path.Type: ApplicationFiled: December 23, 2020Publication date: June 23, 2022Inventors: Matteo CAMPONESCHI, Albert MOLINA, Kannan RAJAMANI, Giacomo CASCIO, Christian LINDHOLM
-
Patent number: 9262350Abstract: One embodiment is an apparatus having a memory, a controller, and a de-interleaving module. The memory is configured to store portions of a set of interleaved values, where the set of interleaved values correspond to a single application of an interleaving mapping to a set of un-interleaved values. The controller is configured to retrieve each portion from an other memory that stores the set of interleaved values by moving the portion from the other memory to the memory. The de-interleaving module is configured to de-interleave the interleaved values in at least one of the portions to generate a de-interleaved portion such that processing downstream of the de-interleaving module can begin processing the de-interleaved portion before all of the interleaved values in the set of interleaved values are de-interleaved by the de-interleaving module.Type: GrantFiled: October 14, 2013Date of Patent: February 16, 2016Assignee: Intel CorporationInventors: Kannan Rajamani, Ramon Sanchez, Kevin R. Kinney
-
Publication number: 20160028514Abstract: A configurable transmitter hardware block and corresponding methods for configuring and employing the configurable transmitter hardware block are provided. A configurable transmitter that supports a plurality of channel types comprises a bit selection/manipulation module that performs a bit selection function and/or a bit manipulation function; a modulation mapping module, a gain multiplication module; a spreading/scrambling module that performs a spreading function and/or a scrambling function; and a channel combining module, wherein the configurable transmitter is configured using a plurality of sets of control signals that configure one or more of the modules, wherein each of the sets of control signals are precomputed for a corresponding one of the channel types.Type: ApplicationFiled: July 25, 2014Publication date: January 28, 2016Inventors: Parakalan Venkataraghavan, Kannan Rajamani, Sanal Cheruvathery, Albert Molina, Carl Murray, Meng-Lin M. Yu
-
Publication number: 20150106577Abstract: One embodiment is an apparatus having a memory, a controller, and a de-interleaving module. The memory is configured to store portions of a set of interleaved values, where the set of interleaved values correspond to a single application of an interleaving mapping to a set of un-interleaved values. The controller is configured to retrieve each portion from an other memory that stores the set of interleaved values by moving the portion from the other memory to the memory. The de-interleaving module is configured to de-interleave the interleaved values in at least one of the portions to generate a de-interleaved portion such that processing downstream of the de-interleaving module can begin processing the de-interleaved portion before all of the interleaved values in the set of interleaved values are de-interleaved by the de-interleaving module.Type: ApplicationFiled: October 14, 2013Publication date: April 16, 2015Applicant: LSI CORPORATIONInventors: Kannan Rajamani, Ramon Sanchez, Kevin R. Kinney
-
Patent number: 7949723Abstract: A unique real time tuning (RTT) process is employed for obtaining the desired optimum device parameter adjustments. The RTT parameter adjustment process is utilized with IP phone or other device chipsets as desired. In one embodiment, RTT provides a graphical user interface to a digital signal processor (DSP), or the like, on the device chipset allowing for observation, evaluation and control of the device parameters in real time. The real time exchange of the device parameter information between the device and an external workstation, e.g., a personal computer or the like, is provided by a User Datagram Protocol (UDP) that runs on a controller on the device, e.g., an ARM processor or the like. In this example, the unique combination of the RTT, UDP and DSP cooperate advantageously to implement, in accordance with the principles of the invention, the desired observability, and control to designers to tune the device, e.g.Type: GrantFiled: May 14, 2003Date of Patent: May 24, 2011Assignee: Agere Systems Inc.Inventors: Bahman Barazesh, Kannan Rajamani, Steven C. Szep, Nitin Kumar Varma, Tomasz Janusz Wolak
-
Patent number: 7003100Abstract: A modem incorporating apparatus and methods to achieve computationally efficient echo cancellation. The apparatus include a cyclic echo synthesizer sub-canceler in the time domain and a echo canceler in the frequency domain. The method includes generating a cyclic echo synthesizer signal using a sub-canceler structure, adding the cyclic echo synthesizer signal to a receive signal in the time domain, generating an echo cancellation signal, and subtracting the echo cancellation signal from the receive signal in the frequency domain. The apparatus and methods may be used for echo cancellation in an asynchronous digital subscriber line (ADSL) modem using discrete multi-tone (DMT) technology.Type: GrantFiled: December 10, 2001Date of Patent: February 21, 2006Assignee: Agere Systems Inc.Inventors: Yhean-Sen Lai, Kannan Rajamani
-
Patent number: 7003027Abstract: Apparatus and devices used to achieve a computationally efficient modem having a transmit path and a receive path. The apparatuses include a Farrow phase shifter for shifting the phase of signals in the transmit path, a fractionally spaced equalizer capable of equalization and signal decimation in the receive path, a primary echo sub-canceler and a post equalizer echo canceler for canceling echoes on the receive path, and a phase locked loop and add/delete register for controlling the sampling rate of a CODEC. The method includes shifting the phase of a transmit signal using a Farrow structure, equalizing and decimating a receive signal with a fractionally spaced equalizer, canceling primary echoes on the receive signal using a sub-canceler structure and canceling remaining echoes using a post equalizer echo canceler, and adjusting the sampling rate of a CODEC using a phase locked loop and an add/delete register.Type: GrantFiled: December 10, 2001Date of Patent: February 21, 2006Assignee: Agere Systems Inc.Inventors: Yhean-Sen Lai, Kannan Rajamani
-
Patent number: 6873650Abstract: A circuit compensating for the difference in transmission rate of digital samples generated in transmit and receive paths between a user and a transceiver processing in the frequency domain, such as a digital multi-tone (DMT) transceiver. Compensation of the DMT transmission rate in the receive path in accordance with exemplary embodiments of the present employs zero-padding of the frequency domain coefficients generated by the DMT transceiver prior to applying an inverse transform, such as the inverse fast Fourier transform (IFFT). Zero-padding the frequency domain coefficients allows for the compensation of the transmission rate in the receive path by generating digital samples from the frequency domain coefficients with an inverse transform having a rate matched to the frequency domain transform and rate employed in the transmit path.Type: GrantFiled: June 30, 2000Date of Patent: March 29, 2005Assignee: Agere Systems Inc.Inventors: Raja Banerjea, Bahman Barazesh, Tony S. El-Kik, Kannan Rajamani
-
Patent number: 6772022Abstract: A method of converting between a sampling rate associated with a first audio format and a second audio format includes up-sampling an input signal sampled at the sample rate associated with the first audio format. Then, the up-sampled signal is filtered as a function of a fractional delay to generate an output signal sampled at the sample rate associated with the second audio format. The fractional delay is computed from the sample rates associated with the first and second audio formats. In one embodiment, the sample rates that are converted between are associated with a compact disc format having a sample rate of about 44.1 kHz and a digital audio tape format having a sample rate of about 48 kHz. In such case, the input samples are preferably up-sampled by a factor of two and the samples are then preferably filtered in accordance with a third order six taps coefficient finite impulse response filtering technique.Type: GrantFiled: June 17, 1999Date of Patent: August 3, 2004Assignee: Agere Systems, Inc.Inventors: Cecil William Farrow, Yhean-Sen Lai, Kannan Rajamani
-
Patent number: 6771695Abstract: A DMT signal conforming to a first DMT standard (e.g., the full-rate G.dmt standard based on 255 tones) is sampled at a sampling rate for the first DMT standard, filtered to attenuate a subset of the tones of the first DMT standard (e.g., all G.dmt tones above tone #127), and subsampled (e.g., 2:1) to provide a subsampled, filtered signal that can be further processed using components designed to operate under a second, different DMT standard (e.g., the half-rate G.lite standard based on 127 tones). As such, a conventional half-rate G.lite DMT transceiver can be modified (e.g., by changing the downstream sampling rate from 1.104 MHz to 2.208 MHz and adding an appropriate low-pass filter and decimator) for configuration in a full-rate G.dmt DMT system.Type: GrantFiled: July 30, 1999Date of Patent: August 3, 2004Assignee: Agere Systems Inc.Inventors: Raja Banerjea, Bahman Barazesh, Yhean-Sen Lai, Kannan Rajamani, Geoffrey L. Smith
-
Patent number: 6721287Abstract: A pulse code modulation modem having a far echo canceller that compensates for robbed bit echo noise by polling the receiving modem for robbed bit position information and incorporating that information into its far echo cancellation circuitry.Type: GrantFiled: September 9, 1999Date of Patent: April 13, 2004Assignee: Agere Systems Inc.Inventors: Yhean-Sen Lai, Kannan Rajamani
-
Publication number: 20030236901Abstract: A unique real time tuning (RTT) process is employed for obtaining the desired optimum device parameter adjustments. The RTT parameter adjustment process is utilized with IP phone or other device chipsets as desired. In one embodiment, RTT provides a graphical user interface to a digital signal processor (DSP), or the like, on the device chipset allowing for observation, evaluation and control of the device parameters in real time. The real time exchange of the device parameter information between the device and an external workstation, e.g., a personal computer or the like, is provided by a User Datagram Protocol (UDP) that runs on a controller on the device, e.g., an ARM processor or the like. In this example, the unique combination of the RTT, UDP and DSP cooperate advantageously to implement, in accordance with the principles of the invention, the desired observability, and control to designers to tune the device, e.g.Type: ApplicationFiled: May 14, 2003Publication date: December 25, 2003Inventors: Bahman Barazesh, Kannan Rajamani, Steven C. Szep, Nitin Kumar Varma, Tomasz Janusz Wolak
-
Publication number: 20030108093Abstract: Apparatus and devices used to achieve a computationally efficient modem having a transmit path and a receive path. The apparatuses include a Farrow phase shifter for shifting the phase of signals in the transmit path, a fractionally spaced equalizer capable of equalization and signal decimation in the receive path, a primary echo sub-canceler and a post equalizer echo canceler for canceling echoes on the receive path, and a phase locked loop and add/delete register for controlling the sampling rate of a CODEC. The method includes shifting the phase of a transmit signal using a Farrow structure, equalizing and decimating a receive signal with a fractionally spaced equalizer, canceling primary echoes on the receive signal using a sub-canceler structure and canceling remaining echoes using a post equalizer echo canceler, and adjusting the sampling rate of a CODEC using a phase locked loop and an add/delete register.Type: ApplicationFiled: December 10, 2001Publication date: June 12, 2003Inventors: Yhean-Sen Lai, Kannan Rajamani