Patents by Inventor Katrin Reiche
Katrin Reiche has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9590056Abstract: A semiconductor device includes a silicide contact region positioned at least partially in a semiconductor layer, an etch stop layer positioned above the semiconductor layer, and a dielectric layer positioned above the etch stop layer. A contact structure that includes a conductive contact material extends through at least a portion of the dielectric layer and through an entirety of the etch stop layer to the silicide contact region, and a silicide protection layer is positioned between sidewalls of the etch stop layer and sidewalls of the contact structure.Type: GrantFiled: December 14, 2015Date of Patent: March 7, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Kai Frohberg, Marco Lepper, Katrin Reiche
-
Publication number: 20160099321Abstract: A semiconductor device includes a silicide contact region positioned at least partially in a semiconductor layer, an etch stop layer positioned above the semiconductor layer, and a dielectric layer positioned above the etch stop layer. A contact structure that includes a conductive contact material extends through at least a portion of the dielectric layer and through an entirety of the etch stop layer to the silicide contact region, and a silicide protection layer is positioned between sidewalls of the etch stop layer and sidewalls of the contact structure.Type: ApplicationFiled: December 14, 2015Publication date: April 7, 2016Inventors: Kai Frohberg, Marco Lepper, Katrin Reiche
-
Patent number: 9269809Abstract: When forming semiconductor devices with contact plugs comprising protection layers formed on sidewalls of etch stop layers to reduce the risk of shorts, the protection layers may be formed by performing a sputter process to remove material from a contact region and redeposit the removed material on the sidewalls of the etch stop layers.Type: GrantFiled: February 20, 2014Date of Patent: February 23, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: Kai Frohberg, Marco Lepper, Katrin Reiche
-
Patent number: 8941182Abstract: Generally, the subject matter disclosed herein relates to modern sophisticated semiconductor devices and methods for forming the same, wherein electrical interconnects between circuit elements based on a buried sublevel metallization may provide improved transistor density. One illustrative method disclosed herein includes forming a contact dielectric layer above first and second transistor elements of a semiconductor device, and after forming the contact dielectric layer, forming a buried conductive element below an upper surface of the contact dielectric layer, the conductive element providing an electrical connection between the first and second transistor elements.Type: GrantFiled: June 7, 2011Date of Patent: January 27, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Kai Frohberg, Dominik Olligs, Jens Heinrich, Katrin Reiche
-
Patent number: 8883582Abstract: During a replacement gate approach, the inverse tapering of the opening obtained after removal of the polysilicon material may be reduced by depositing a spacer layer and forming corresponding spacer elements on inner sidewalls of the opening. Consequently, the metal-containing gate electrode material and the high-k dielectric material may be deposited with enhanced reliability.Type: GrantFiled: May 20, 2013Date of Patent: November 11, 2014Assignee: Advanced Micro Devices, Inc.Inventors: Kai Frohberg, Uwe Griebenow, Katrin Reiche, Heike Berthold
-
Publication number: 20140264641Abstract: When forming semiconductor devices with contact plugs comprising protection layers formed on sidewalls of etch stop layers to reduce the risk of shorts, the protection layers may be formed by performing a sputter process to remove material from a contact region and redeposit the removed material on the sidewalls of the etch stop layers.Type: ApplicationFiled: February 20, 2014Publication date: September 18, 2014Applicant: GLOBALFOUNDRIES Inc.Inventors: Kai Frohberg, Marco Lepper, Katrin Reiche, Torsten Huisinga
-
Publication number: 20130252409Abstract: During a replacement gate approach, the inverse tapering of the opening obtained after removal of the polysilicon material may be reduced by depositing a spacer layer and forming corresponding spacer elements on inner sidewalls of the opening. Consequently, the metal-containing gate electrode material and the high-k dielectric material may be deposited with enhanced reliability.Type: ApplicationFiled: May 20, 2013Publication date: September 26, 2013Applicant: Advanced Micro Devices, Inc.Inventors: Kai Frohberg, Uwe Griebenow, Katrin Reiche, Heike Berthold
-
Patent number: 8536052Abstract: When forming a metal silicide within contact openings in complex semiconductor devices, a silicidation of sidewall surface areas of the contact openings may be initiated by forming a silicon layer therein, thereby reducing unwanted diffusion of the refractory metal species into the laterally adjacent dielectric material. In this manner, superior reliability and electrical performance of the resulting contact elements may be achieved on the basis of a late silicide process.Type: GrantFiled: August 12, 2011Date of Patent: September 17, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Jens Heinrich, Kai Frohberg, Katrin Reiche
-
Patent number: 8536050Abstract: In sophisticated semiconductor devices, the contact elements connecting to active semiconductor regions having formed thereabove closely spaced gate electrode structures may be provided on the basis of a liner material so as to reduce the lateral width of the contact opening, while, on the other hand, non-critical contact elements may be formed on the basis of non-reduced lateral dimensions. To this end, at least a first portion of the critical contact element is formed and provided with a liner material prior to forming the non-critical contact element.Type: GrantFiled: May 6, 2011Date of Patent: September 17, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Kai Frohberg, Ralf Richter, Torsten Huisinga, Katrin Reiche
-
Patent number: 8497583Abstract: A stress compensation region that may be appropriately positioned on a package substrate may compensate for or at least significantly reduce the thermally induced mechanical stress in a sensitive metallization system of a semiconductor die, in particular during the critical reflow process. For example, a stressor ring may be formed so as to laterally surround the chip receiving portion of the package substrate, wherein the stressor ring may efficiently compensate for the thermally induced deformation in the chip receiving portion.Type: GrantFiled: December 9, 2010Date of Patent: July 30, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Dmytro Chumakov, Michael Grillberger, Heike Berthold, Katrin Reiche
-
Publication number: 20130189822Abstract: Methods are provided for fabricating integrated circuits that include forming first and second spaced apart gate structures overlying a semiconductor substrate, and forming first and second spaced apart source/drain regions in the semiconductor substrate between the gate structures. A first layer of insulating material is deposited overlying the gate structures and the source/drain regions by a process of atomic layer deposition, and a second layer of insulating material is deposited overlying the first layer by a process of chemical vapor deposition. First and second openings are etched through the second layer and the first layer to expose portions of the source/drain regions. The first and second openings are filled with conductive material to form first and second spaced apart contacts, electrically isolated from each other, in electrical contact with the first and second source/drain regions.Type: ApplicationFiled: January 24, 2012Publication date: July 25, 2013Applicant: GLOBALFOUNDRIES INC.Inventors: Kai Frohberg, Torsten Huisinga, Katrin Reiche
-
Patent number: 8492217Abstract: Disclosed herein are various methods of forming conductive contacts with reduced dimensions and various semiconductor devices incorporating such conductive contacts. In one example, one method disclosed herein includes forming a layer of insulating material above a semiconducting substrate, wherein the layer of material has a first thickness, forming a plurality of contact openings in the layer of material having the first thickness and forming an organic material in at least a portion of each of the contact openings. This illustrative method further includes the steps of, after forming the organic material, performing an etching process to reduce the first thickness of the layer of insulating material to a second thickness that is less than the first thickness, after performing the etching process, removing the organic material from the contact openings and forming a conductive contact in each of the contact openings.Type: GrantFiled: September 20, 2011Date of Patent: July 23, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Kai Frohberg, Dominik Olligs, Daniel Prochnow, Katrin Reiche
-
Patent number: 8470661Abstract: During a replacement gate approach, the inverse tapering of the opening obtained after removal of the polysilicon material may be reduced by depositing a spacer layer and forming corresponding spacer elements on inner sidewalls of the opening. Consequently, the metal-containing gate electrode material and the high-k dielectric material may be deposited with enhanced reliability.Type: GrantFiled: November 24, 2009Date of Patent: June 25, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Kai Frohberg, Uwe Griebenow, Katrin Reiche, Heike Berthold
-
Patent number: 8440534Abstract: Different threshold voltages of transistors of the same conductivity type in a complex integrated circuit may be adjusted on the basis of different Miller capacitances, which may be accomplished by appropriately adapting a spacer width and/or performing a tilted extension implantation. Thus, efficient process strategies may be available to controllably adjust the Miller capacitance, thereby providing enhanced transistor performance of low threshold transistors while not unduly contributing to process complexity compared to conventional approaches in which threshold voltage values may be adjusted on the basis of complex halo and well doping regimes.Type: GrantFiled: May 10, 2011Date of Patent: May 14, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Uwe Griebenow, Jan Hoentschel, Kai Frohberg, Heike Berthold, Katrin Reiche, Frank Feustel, Kerstin Ruttloff
-
Publication number: 20130072016Abstract: Disclosed herein are various methods of forming conductive contacts with reduced dimensions and various semiconductor devices incorporating such conductive contacts. In one example, one method disclosed herein includes forming a layer of insulating material above a semiconducting substrate, wherein the layer of material has a first thickness, forming a plurality of contact openings in the layer of material having the first thickness and forming an organic material in at least a portion of each of the contact openings. This illustrative method further includes the steps of, after forming the organic material, performing an etching process to reduce the first thickness of the layer of insulating material to a second thickness that is less than the first thickness, after performing the etching process, removing the organic material from the contact openings and forming a conductive contact in each of the contact openings.Type: ApplicationFiled: September 20, 2011Publication date: March 21, 2013Applicant: GLOBALFOUNDRIES Inc.Inventors: Kai Frohberg, Dominik Olligs, Daniel Prochnow, Katrin Reiche
-
Patent number: 8361844Abstract: By providing an implantation blocking material on the gate electrode structures of advanced semiconductor devices during high energy implantation processes, the required shielding effect with respect to the channel regions of the transistors may be accomplished. In a later manufacturing stage, the implantation blocking portion may be removed to reduce the gate electrode height to a desired level in order to enhance the process conditions during the deposition of an interlayer dielectric material, thereby significantly reducing the risk of creating irregularities, such as voids, in the interlayer dielectric material, even in densely packed device regions.Type: GrantFiled: April 5, 2010Date of Patent: January 29, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Kai Frohberg, Heike Berthold, Katrin Reiche, Uwe Griebenow
-
Patent number: 8349744Abstract: Enhanced efficiency of a stress relaxation implantation process may be achieved by depositing a first layer of reduced thickness and relaxing the same at certain device regions, thereby obtaining an enhanced amount of substantially relaxed dielectric material in close proximity to the transistor under consideration, wherein a desired high amount of stressed dielectric material may be obtained above other transistors by performing a further deposition process. Hence, the negative effect of the highly stressed dielectric material for specific transistors, for instance in densely packed device regions, may be significantly reduced by depositing the highly stressed dielectric material in two steps with an intermediate relaxation implantation process.Type: GrantFiled: November 17, 2008Date of Patent: January 8, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Kai Frohberg, Uwe Griebenow, Katrin Reiche, Heike Berthold
-
Publication number: 20120313176Abstract: Generally, the subject matter disclosed herein relates to modern sophisticated semiconductor devices and methods for forming the same, wherein electrical interconnects between circuit elements based on a buried sublevel metallization may provide improved transistor density. One illustrative method disclosed herein includes forming a contact dielectric layer above first and second transistor elements of a semiconductor device, and after forming the contact dielectric layer, forming a buried conductive element below an upper surface of the contact dielectric layer, the conductive element providing an electrical connection between the first and second transistor elements.Type: ApplicationFiled: June 7, 2011Publication date: December 13, 2012Applicant: GLOBALFOUNDRIES INC.Inventors: Kai Frohberg, Dominik Olligs, Jens Heinrich, Katrin Reiche
-
Patent number: 8318598Abstract: A contact element may be formed on the basis of a hard mask, which may be patterned on the basis of a first resist mask and on the basis of a second resist mask, to define an appropriate intersection area which may represent the final design dimensions of the contact element. Consequently, each of the resist masks may be formed on the basis of a photolithography process with less restrictive constraints, since at least one of the lateral dimensions may be selected as a non-critical dimension in each of the two resist masks.Type: GrantFiled: August 7, 2009Date of Patent: November 27, 2012Assignee: Advanced Micro Devices, Inc.Inventors: Sven Beyer, Kai Frohberg, Katrin Reiche, Kerstin Ruttloff
-
Publication number: 20120161324Abstract: When forming a metal silicide within contact openings in complex semiconductor devices, a silicidation of sidewall surface areas of the contact openings may be initiated by forming a silicon layer therein, thereby reducing unwanted diffusion of the refractory metal species into the laterally adjacent dielectric material. In this manner, superior reliability and electrical performance of the resulting contact elements may be achieved on the basis of a late silicide process.Type: ApplicationFiled: August 12, 2011Publication date: June 28, 2012Applicant: GLOBALFOUNDRIES INC.Inventors: Jens Heinrich, Kai Frohberg, Katrin Reiche