Patents by Inventor Katsumi Onishi
Katsumi Onishi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6310171Abstract: The present invention relates to a resin composition for foam, which is used as a packing cushioning material, and an object thereof is to provide said composition which has biodegradability and is made from a principal raw material, lactic acid capable of contributing to the protection of global environment. The object can be attained by a resin composition having biodegradability and expandability, comprising a high-molecular weight polylactic acid having a melt viscosity of 0.01 to 50 in terms of a melt index value (MI), characterized in that said resin composition is prepared by compounding 0.1 to 5% by weight of at least one compound, which is selected from a polyisocyanate having an isocyanate group of not less than 2.0 equivalents/mol, an epoxy compound having an epoxy group of more than 2.0 equivalents/mol and an acid anhydride having an anhydrous carboxyl group of more than 2.Type: GrantFiled: April 28, 2000Date of Patent: October 30, 2001Assignee: Kanebo LimitedInventors: Hiroshi Naito, Masahiro Yama, Takahiro Kubo, Katsumi Onishi, Tsunahiro Nakae
-
Patent number: 5179693Abstract: A system for adjusting a performance of an information processing apparatus which provides a unit indicating a target performance value, a unit generating a corresponding performance control pulse in accordance with the target performance value, and an execution control unit which alternately sets an execution period and an execution inhibiting period in accordance with the performance control pulse. The unit which generates the performance control pulse sets a ratio of a pulse width and a pulse period of the performance control pulse coincide with the target performance value.Type: GrantFiled: October 3, 1989Date of Patent: January 12, 1993Assignee: Fujitsu LimitedInventors: Toshiaki Kitamura, Kazuyuki Shimizu, Yuji Oinaga, Katsumi Onishi
-
Patent number: 5043868Abstract: A system for computer pipeline operation in which a plurality of instructions are executed in parallel by commencing, before the termination of execution of the preceding instruction, the execution of the present instruction, including a conflict detection unit, a data establishment indication unit, and a source data by-pass unit. The source data by-pass unit by-passes a source data to the processing stage which requires this source data immediately after conflict is detected between the result data of the preceding instruction and the source data of the present instruction and the establishment of the source data of the present instruction is detected.Type: GrantFiled: December 19, 1989Date of Patent: August 27, 1991Assignee: Fujitsu LimitedInventors: Toshiaki Kitamura, Yuji Oinaga, Katsumi Onishi
-
Patent number: 4977496Abstract: According to the present invention, a calculation for determining branching conditions is carried out during the fetching of the branch-to instruction. The branching instruction causes a branch to the specified branch-to address depending on whether an incremented index is larger or smaller than a comparison number. The determination is made by adding an increment to the index and comparing the result with the comparison number. These BXH and BXLE instructions can be processed at a high speed.Type: GrantFiled: June 25, 1985Date of Patent: December 11, 1990Assignee: Fujitsu LimitedInventors: Katsumi Onishi, Yuto Ono
-
Patent number: 4910671Abstract: A system for adjusting a performance of an information processing apparatus which provides a unit indicating a target performance value, a unit generating a corresponding performance control pulse in accordance with the target performance value, and an execution control unit which alternately sets an execution period and an execution inhibiting period in accordance with the performance control pulse. The unit which generates the performance control pulse makes a ratio of a pulse width and a pulse period of the performance control pulse coincide with the target performance value.Type: GrantFiled: March 27, 1986Date of Patent: March 20, 1990Assignee: Fujitsu LimitedInventors: Toshiaki Kitamura, Kazuyuki Shimizu, Yuji Oinaga, Katsumi Onishi
-
Patent number: 4870567Abstract: The present invention includes a suboperation code control memory which stores data for generating a heading address of a microprogram for an instruction having a suboperation code. Access to an operation code control memory by the ordinary operation code and the access to suboperation code control memory are carried out simultaneously. The heading address of the microprogram is generated by editing the data read from the respective control memories. The storage capacity needed for the suboperation memory is reduced and still no problem occurs in assigning microinstruction addresses, and the heading address of a microprogram for the instruction having a relevant suboperation code is produced without any additional time.Type: GrantFiled: June 25, 1985Date of Patent: September 26, 1989Assignee: Fujitsu LimitedInventors: Toshiaki Kitamura, Katsumi Onishi
-
Patent number: 4852021Abstract: A system for controlling the transfer of commands between processors of a multiprocessor system, including a single control unit connected to all the processors by separate information transfer lines. The control unit selects the processor generating a command transfer request signal in a predetermined priority order and receives the processor address from the selected processor. The receiving processor and predetermined transfer information are determined in accordance with the selected processor, the processor address, and the processor status information determined by the processor address. The predetermined transfer information is transferred to the receiving processor via an information transfer path established between the selected processor and the receiving processor.Type: GrantFiled: May 19, 1988Date of Patent: July 25, 1989Assignee: Fujitsu LimitedInventors: Aiichiro Inoue, Katsumi Onishi, Yuji Oinaga, Kenichi Nojima
-
Patent number: 4812970Abstract: According to the present invention, in a data processing unit which executes pipeline processings by developing an instruction into multiple flows through microprogram control, is a method provided where the microinstruction is divided into a part for controlling a first stage of pipeline and a part for controlling second and successive stages. The part for controlling the first stage is read simultaneously with the part for controlling the second and successive stages of the flow prior to the current flow. The present invention thus provides an advantage in that microprogram control can be employed for the first stage of the pipeline and resulting in a data processing unit which is capable of executing more flexible pipeline processings than the prior art can be formed.Type: GrantFiled: July 25, 1985Date of Patent: March 14, 1989Assignee: Fujitsu LimitedInventors: Toshiaki Kitamura, Katsumi Onishi, Yuji Oinaga
-
Patent number: 4802113Abstract: According to the present invention, an instruction address register unit I for reading instructions and an instruction address register unit II for indicating the address of the instruction being executed in the pipeline are provided independently. The address of a branching instruction is held in the instruction address register unit II until said instruction passes through the pipeline, the content of instruction address register unit I is updated when branching of the branching instruction is determined, and thereby delay in reading an instruction after 8 bytes at the branching address can be reduced.Type: GrantFiled: June 25, 1985Date of Patent: January 31, 1989Assignee: Fujutsu LimitedInventors: Katsumi Onishi, Yuji Oinaga, Kohei Otsuyama
-
Patent number: 4742446Abstract: A computer system includes a processing unit; main storage; cache buffer storage provided between the processing unit and the main storage; and a store buffer device between the processing unit and main storage, receiving data identical to that stored in the cache buffer storage and control information in response to requests from the processing unit and transferring the data and control information to main storage. The transmission from the processing unit to the store buffer device and from the store buffer device to main storage are in a machine cycle. The store buffer device includes a controller, data register sets, each set including registers for receiving data to be stored in main storage, a byte mark register set of byte mark registers for information indicating storable data in the data registers, and an address register set of address registers for a starting store address in main storage for the data in the data registers.Type: GrantFiled: December 17, 1984Date of Patent: May 3, 1988Assignee: Fujitsu LimitedInventors: Tetsuya Morioka, Tsutomu Tanaka, Katsumi Onishi, Yuji Oinaga