Patents by Inventor Katsunori Yahashi
Katsunori Yahashi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8178913Abstract: A hard mask material film is formed on a semiconductor substrate and a recess is formed immediately below an opening in an upper surface of the semiconductor substrate. Next, a p-type region is formed immediately below the recess by implanting impurities into an imaging region using the hard mask material film as a mask. Moreover, a trench is formed by further processing the recess in a processing region. A half-buried dielectric film and a STI are formed by burying a dielectric material in the recess and the trench to remove the hard mask material film. Next, two electrodes are formed so as to overlap the half-buried dielectric film and the STI, respectively, and impurities are implanted into the imaging region using one electrode and the half-buried dielectric film as a mask, and hence a n-type region constituting a photodiode is formed in a region being in contact with the p-type region in the semiconductor substrate.Type: GrantFiled: December 8, 2010Date of Patent: May 15, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Atsushi Murakoshi, Katsunori Yahashi
-
Publication number: 20120018796Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes first and second stacked structures, first and second semiconductor pillars, first and second memory units, and a semiconductor connection portion. The stacked structures include electrode films and first inter-electrode insulating films alternately stacked in a first direction. The second stacked structure is aligned with the first stacked structure in a second direction perpendicular to the first. The first and second semiconductor pillars pierce the first and second stacked structures, respectively. The first and second memory units are provided between the electrode films and the semiconductor pillar, respectively. The semiconductor connection portion connects the first and second semiconductor pillars and includes: an end connection portion; and a first protrusion having a side face continuous with a side face of the first semiconductor pillar.Type: ApplicationFiled: September 20, 2010Publication date: January 26, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Katsunori Yahashi, Masaru Kidoh
-
Patent number: 8088689Abstract: A method of fabricating a semiconductor device according to an embodiment includes: forming a core material on a workpiece material; forming a cover film to cover the upper and side surfaces of the core material; after forming the cover film, removing the core material; after removing the core material, removing the cover film while leaving portions thereof located on the side surfaces of the core material, so as to form sidewall spacer masks; and etching the workpiece material by using the sidewall spacer masks as a mask.Type: GrantFiled: February 27, 2009Date of Patent: January 3, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Keisuke Kikutani, Katsunori Yahashi
-
Patent number: 8072024Abstract: A nonvolatile semiconductor memory device with a substrate. A plurality of dielectric films and electrode films are alternately stacked on the substrate and have a through hole penetrating in the stacking direction. A semiconductor pillar is formed inside the through hole. A charge storage layer is provided at least between the semiconductor pillar and the electrode film. At least part of a side surface of a portion of the through hole located in the electrode film is sloped relative to the stacking direction.Type: GrantFiled: March 20, 2009Date of Patent: December 6, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Masao Ishikawa, Katsunori Yahashi
-
Publication number: 20110291178Abstract: According to one embodiment, a semiconductor device includes a substrate, a lower gate layer, a stacked body, a dummy electrode layer, an insulating film, and a channel body. The lower gate layer is provided above the substrate. The stacked body includes a plurality of insulating layers and a plurality of electrode layers alternately stacked above the lower gate layer. The dummy electrode layer is provided between the lower gate layer and the stacked body, made of the same material as the electrode layer, and thicker than each of the electrode layers. The insulating film includes a charge storage film provided on a side wall of a hole formed to penetrate through the stacked body and the dummy electrode layer. The channel body is provided on an inside of the insulating film in the hole.Type: ApplicationFiled: March 7, 2011Publication date: December 1, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Toshiyuki SASAKI, Noriko Sakurai, Tokuhisa Ohiwa, Katsunori Yahashi
-
Patent number: 8062940Abstract: A method of manufacturing semiconductor memory device comprises forming a first wiring layer and a memory cell layer above a semiconductor substrate; forming a plurality of first trenches extending in a first direction in the first wiring layer and the memory cell layer, thereby forming first wirings and separating the memory cell layer; burying a first interlayer film in the first trenches to form a stacked body; forming a second wiring layer above the stacked body; forming a plurality of second trenches, extending in a second direction intersecting the first direction and reaching an upper surface of the first interlayer film in depth, in the first stacked body with the second wiring layer formed thereabove, thereby forming second wirings; removing the first interlayer film isotropically; and digging the second trenches down to an upper surface of the first wirings, thereby forming memory cells.Type: GrantFiled: November 19, 2009Date of Patent: November 22, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Nikka Ko, Tomoya Satonaka, Katsunori Yahashi
-
Patent number: 8062938Abstract: A semiconductor device according to an embodiment of the present invention includes: a square pole-shaped channel portion made from a first semiconductor layer formed on a substrate, and surrounded with four side faces; a gate electrode formed on a first side face of the channel portion, and a second side face of the channel portion opposite to the first side face through respective gate insulating films; a source region having a conductivity type different from that of the channel portion and being formed on a third side face of the channel portion, the source region including a second semiconductor layer having a lattice constant different from that of the first semiconductor layer and being formed directly on the substrate; and a drain region having a conductivity type different from that of the channel portion and being formed on a fourth side face of the channel portion opposite to the third side face, the drain region including the second semiconductor layer being formed directly on the substrate.Type: GrantFiled: February 16, 2010Date of Patent: November 22, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Nobuyasu Nishiyama, Katsunori Yahashi
-
Publication number: 20110223769Abstract: According to one embodiment, a method of fabricating a semiconductor device, including, selectively forming a first film as a core member on a film to be processed, forming a second film on a side surface and an upper surface of the core member, and on an upper surface of the film to be processed to cover the film, the second film which is constituted with same material as the first film and is doped with impurities being different in amount from impurities in the first film, removing the second film on the core member and on the film to be processed to form a sidewall mask constituted with the second film on the side surface of the core member, selectively removing the core member, and etching the film to be processed using the sidewall mask film as a mask.Type: ApplicationFiled: February 14, 2011Publication date: September 15, 2011Inventors: Nikka Ko, Katsunori Yahashi, Kei Hattori
-
Publication number: 20110201167Abstract: According to one embodiment, a method for manufacturing a semiconductor device is disclosed. The method can include forming a stacked body by alternately stacking a plurality of insulating layers and a plurality of conductive layers above a substrate and forming a resist film above the stacked body. The method can include plasma-etching the insulating layers and the conductive layers by using the resist film as a mask. The method can include forming a hardened layer in an upper surface of the resist film by plasma treatment using a gas containing at least one selected from a group consisting of boron, phosphorus, arsenic, antimony, silicon, germanium, aluminum, gallium, and indium. The method can include slimming a plane size of the resist film by plasma treatment using an oxygen-containing gas in a state where the hardened layer is formed in the upper surface of the resist film.Type: ApplicationFiled: August 26, 2010Publication date: August 18, 2011Inventors: Tomoya SATONAKA, Katsunori YAHASHI
-
Publication number: 20110183497Abstract: According to one embodiment, a method is disclosed for manufacturing a semiconductor device. The method can include multiply stacking an insulating layer and a conductive layer alternately above a base member. The insulating layer includes silicon oxide. The conductive layer includes silicon. In addition, the method can form a SiOC film on a stacked body of the insulating layers and the conductive layers, pattern the SiOC film, and make a hole in the stacked body by etching the insulating layers and the conductive layers using the patterned SiOC film as a mask.Type: ApplicationFiled: December 13, 2010Publication date: July 28, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Noriko SAKURAI, Katsunori YAHASHI, Tokuhisa OHIWA
-
Publication number: 20110147942Abstract: A method of manufacturing a semiconductor memory device of an embodiment includes: after forming a first interconnection layer and a memory cell layer above a semiconductor substrate, forming first lines by forming first grooves extending in first direction; forming a thin film on the side walls of the first grooves; forming a stack structure by filling an interlayer insulating film in the first grooves; forming a second interconnection layer above the stack structure; forming second lines by forming second grooves extending in second direction; removing the thin film exposed at bottom of the second grooves; and forming columnar memory cells by removing the memory cell layer exposed at bottom of the second grooves. The thin film has higher etching rate than the interlayer insulating film, and is removed prior to portions of the memory cell layer adjoining the thin film.Type: ApplicationFiled: July 19, 2010Publication date: June 23, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Katsunori YAHASHI, Takuji Kuniya, Takaya Matsushita, Murato Kawai, Shuichi Taniguchi
-
Patent number: 7939891Abstract: A semiconductor device includes a dielectric film and gate electrode that are stacked on a substrate, sidewalls formed to cover the side surfaces of the electrode and dielectric film, and SiGe films formed to sandwich the sidewalls, electrode and dielectric film, filled in portions separated from the sidewalls, having upper portions higher than the surface of the substrate and having silicide layers formed on regions of exposed from the substrate. The lower portion of the SiGe film that faces the electrode is formed to extend in a direction perpendicular to the surface of the substrate and the upper portion is inclined and separated farther apart from the gate electrode as the upper portion is separated away from the surface of the substrate. The surface of the silicide layer of the SiGe film that faces the gate electrode is higher than the channel region.Type: GrantFiled: March 23, 2009Date of Patent: May 10, 2011Assignees: Kabushiki Kaisha Toshiba, Sony CorporationInventors: Kouji Matsuo, Katsunori Yahashi, Takashi Shinyama
-
Publication number: 20110097888Abstract: A semiconductor memory device comprises a plurality of transistors having a stacked-gate structure. Each transistor includes a semiconductor substrate, a gate insulator formed on the semiconductor substrate, a lower gate formed on the semiconductor substrate with the gate insulator interposed, an intergate insulator formed on the lower gate, and an upper gate formed and silicided on the lower gate with the intergate insulator interposed. A portion of the transistors has an aperture formed through the intergate insulator to connect the lower gate with the upper gate and further includes a block film composed of an insulator and formed smaller than the upper gate and larger than the aperture above the upper gate to cover the aperture.Type: ApplicationFiled: January 3, 2011Publication date: April 28, 2011Inventors: Mitsuhiro Omura, Satoshi Nagashima, Katsunori Yahashi, Jungo Inaba, Daina Inoue
-
Patent number: 7928483Abstract: A hard mask material film is formed on a semiconductor substrate and a recess is formed immediately below an opening in an upper surface of the semiconductor substrate. Next, a p-type region is formed immediately below the recess by implanting impurities into an imaging region using the hard mask material film as a mask. Moreover, a trench is formed by further processing the recess in a processing region. A half-buried dielectric film and a STI are formed by burying a dielectric material in the recess and the trench to remove the hard mask material film. Next, two electrodes are formed so as to overlap the half-buried dielectric film and the STI, respectively, and impurities are implanted into the imaging region using one electrode and the half-buried dielectric film as a mask, and hence a n-type region constituting a photodiode is formed in a region being in contact with the p-type region in the semiconductor substrate.Type: GrantFiled: February 19, 2009Date of Patent: April 19, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Atsushi Murakoshi, Katsunori Yahashi
-
Publication number: 20110079833Abstract: A hard mask material film is formed on a semiconductor substrate and a recess is formed immediately below an opening in an upper surface of the semiconductor substrate. Next, a p-type region is formed immediately below the recess by implanting impurities into an imaging region using the hard mask material film as a mask. Moreover, a trench is formed by further processing the recess in a processing region. A half-buried dielectric film and a STI are formed by burying a dielectric material in the recess and the trench to remove the hard mask material film. Next, two electrodes are formed so as to overlap the half-buried dielectric film and the STI, respectively, and impurities are implanted into the imaging region using one electrode and the half-buried dielectric film as a mask, and hence a n-type region constituting a photodiode is formed in a region being in contact with the p-type region in the semiconductor substrate.Type: ApplicationFiled: December 8, 2010Publication date: April 7, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Atsushi Murakoshi, Katsunori Yahashi
-
Publication number: 20110049607Abstract: A semiconductor device manufacturing method includes: alternately stacking a plurality of insulating layers and electrode layers; forming a hole penetrating through a multilayer body of the insulating layers and the electrode layers; forming a conductive film on an inner wall of the hole; anisotropically etching the conductive film to selectively leave the conductive film on a sidewall of the hole; altering the conductive film into an insulator by heat treatment; and removing the insulator covering the electrode layers to expose the electrode layers into the hole.Type: ApplicationFiled: March 5, 2010Publication date: March 3, 2011Inventor: Katsunori YAHASHI
-
Publication number: 20100323505Abstract: In one embodiment, a method is disclosed for manufacturing a semiconductor device. The method can include forming a resist on a subject layer containing silicon. The method can etch the subject layer using the resist as a mask and with a gas containing a halogen element, which is introduced into a processing chamber. After the etching of the subject layer, the method can slim a planner size of the resist with oxygen gas and a gas containing a halogen element, which are introduced into the same processing chamber.Type: ApplicationFiled: June 17, 2010Publication date: December 23, 2010Inventors: Masao ISHIKAWA, Katsunori Yahashi, Tomoya Satonaka
-
Publication number: 20100176368Abstract: A method of manufacturing semiconductor memory device comprises forming a first wiring layer and a memory cell layer above a semiconductor substrate; forming a plurality of first trenches extending in a first direction in the first wiring layer and the memory cell layer, thereby forming first wirings and separating the memory cell layer; burying a first interlayer film in the first trenches to form a stacked body; forming a second wiring layer above the stacked body; forming a plurality of second trenches, extending in a second direction intersecting the first direction and reaching an upper surface of the first interlayer film in depth, in the first stacked body with the second wiring layer formed thereabove, thereby forming second wirings; removing the first interlayer film isotropically; and digging the second trenches down to an upper surface of the first wirings, thereby forming memory cells.Type: ApplicationFiled: November 19, 2009Publication date: July 15, 2010Inventors: Nikka KO, Tomoya Satonaka, Katsunori Yahashi
-
Publication number: 20100151645Abstract: A semiconductor device according to an embodiment of the present invention includes: a square pole-shaped channel portion made from a first semiconductor layer formed on a substrate, and surrounded with four side faces; a gate electrode formed on a first side face of the channel portion, and a second side face of the channel portion opposite to the first side face through respective gate insulating films; a source region having a conductivity type different from that of the channel portion and being formed on a third side face of the channel portion, the source region including a second semiconductor layer having a lattice constant different from that of the first semiconductor layer and being formed directly on the substrate; and a drain region having a conductivity type different from that of the channel portion and being formed on a fourth side face of the channel portion opposite to the third side face, the drain region including the second semiconductor layer being formed directly on the substrate.Type: ApplicationFiled: February 16, 2010Publication date: June 17, 2010Applicant: Kabushiki Kaisha ToshibaInventors: Nobuyasu Nishiyama, Katsunori Yahashi
-
Patent number: 7683436Abstract: A semiconductor device according to an embodiment of the present invention includes: a square pole-shaped channel portion made from a first semiconductor layer formed on a substrate, and surrounded with four side faces; a gate electrode formed on a first side face of the channel portion, and a second side face of the channel portion opposite to the first side face through respective gate insulating films; a source region having a conductivity type different from that of the channel portion and being formed on a third side face of the channel portion, the source region including a second semiconductor layer having a lattice constant different from that of the first semiconductor layer and being formed directly on the substrate; and a drain region having a conductivity type different from that of the channel portion and being formed on a fourth side face of the channel portion opposite to the third side face, the drain region including the second semiconductor layer being formed directly on the substrate.Type: GrantFiled: April 26, 2007Date of Patent: March 23, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Nobuyasu Nishiyama, Katsunori Yahashi