Patents by Inventor Katsuya Fujimura
Katsuya Fujimura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140023724Abstract: The problem of the present invention is to provide a method or the like for producing reduced water (hydrogen-enriched water), which is effective for various diseases caused by active oxygen, more efficiently than the conventional methods, by putting metallic magnesium or the like in water. Adding a metal such as magnesium, together with a solid phase contained in an anode of an oxidation-reduction reaction, to water increases the saturating amount of magnesium ions, and improves deterioration due to magnesium hydroxide being precipitated on the surface of the metallic magnesium. Thus, the abovementioned problem is solved.Type: ApplicationFiled: October 31, 2011Publication date: January 23, 2014Inventor: Katsuya Fujimura
-
Publication number: 20080141202Abstract: In a semiconductor integrated circuit, since resistance component is included in a power-supply wiring, a power-supply voltage supplied to a cell on a clock path is dropped to cause a clock skew. To avoid this problem, a cell-placement prohibiting area is set centering on a cell 10 on the clock path, and no cell for performing a logical operation is placed in this cell-placement prohibiting area. Also, a cell-placement prohibiting area may be set for each of cell groups formed of a plurality of cells closely placed together. Furthermore, a capacitive cell may be placed in the cell-placement prohibiting area.Type: ApplicationFiled: January 10, 2008Publication date: June 12, 2008Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Yoichi MATSUMURA, Takako OHASHI, Katsuya FUJIMURA, Chihiro ITOH, Hiroki TANIGUCHI
-
Patent number: 7334210Abstract: In a semiconductor integrated circuit, since resistance component is included in a power-supply wiring, a power-supply voltage supplied to a cell on a clock path is dropped to cause a clock skew. To avoid this problem, a cell-placement prohibiting area is set centering on a cell 10 on the clock path, and no cell for performing a logical operation is placed in this cell-placement prohibiting area. Also, a cell-placement prohibiting area may be set for each of cell groups formed of a plurality of cells closely placed together. Furthermore, a capacitive cell may be placed in the cell-placement prohibiting area.Type: GrantFiled: November 4, 2004Date of Patent: February 19, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yoichi Matsumura, Takako Ohashi, Katsuya Fujimura, Chihiro Itoh, Hiroki Taniguchi
-
Publication number: 20080028233Abstract: An encryption process is employed in the LSI design so as to improve confidentiality of the circuit design data over conventional examples. In the encryption process, confidential circuit design data is encrypted to produce encrypted design data and a cipher key. The encrypted design data is provided to the user who conducts a design/verification process. The key is also provided as required. In the design/verification process, the encrypted design data is subjected to various processes without disclosing the contents of the original circuit. In a decoding process, the encrypted design data subjected to the design/verification process is decoded to produce original circuit design data.Type: ApplicationFiled: November 20, 2006Publication date: January 31, 2008Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Kentaro Shiomi, Akira Motohara, Makoto Fujiwara, Toshiyuki Yokoyama, Katsuya Fujimura
-
Publication number: 20070241766Abstract: A semiconductor integrated circuit includes a wiring capable of connecting a plurality of chips on a wafer and has a configuration which is capable of cutting the wiring electrically and which allows all the chips to be tested at one time. Specifically, an exclusive test circuit region capable of being shared for testing the plurality of chips is formed on the wafer, and a test circuit is removed from each chip. Terminals of the chips and a terminal of the test circuit are connected through a wiring on the wafer or a device outside the wafer to enable a general test to be performed in burn-in.Type: ApplicationFiled: April 6, 2007Publication date: October 18, 2007Inventors: Tsunetomo Kamitai, Katsuya Fujimura, Daiju Kitamoto, Hirofumi Taguchi, Kasumi Hamaguchi, Takahisa Tokushige
-
Patent number: 7281136Abstract: An encryption process is employed in the LSI design so as to improve confidentiality of the circuit design data over conventional examples. In the encryption process, confidential circuit design data is encrypted to produce encrypted design data and a cipher key. The encrypted design data is provided to the user who conducts a design/verification process. The key is also provided as required. In the design/verification process, the encrypted design data is subjected to various processes without disclosing the contents of the original circuit. In a decoding process, the encrypted design data subjected to the design/verification process is decoded to produce original circuit design data.Type: GrantFiled: February 9, 2001Date of Patent: October 9, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kentaro Shiomi, Akira Motohara, Makoto Fujiwara, Toshiyuki Yokoyama, Katsuya Fujimura
-
Publication number: 20070089014Abstract: To provide a semiconductor integrated circuit device in which an occupied area is suppressed from increasing and a high-performance test circuit is included, There is provided a semiconductor integrated circuit having a test circuit, by determining arrangement positions of cells forming a circuit to be tested and non-connected cells prepared to form a test circuit and then determining a connection relationship among the non-connected cells prepared to form the test circuit on the basis of the arrangement information to thereby form the test circuit.Type: ApplicationFiled: October 4, 2006Publication date: April 19, 2007Inventors: Takashi Ishimura, Kenichiro Uda, Yoko Shimada, Katsuya Fujimura, Kasumi Hamaguchi, Kenichirou Higashi
-
Publication number: 20070083844Abstract: A circuit structure analysis unit performs structure analysis for logic circuit information, obtained from an HDL description, and acquires analysis results for function parts, such as a register, an operation unit and a multiplexer. A synthesis instruction generation unit compares the analysis results with a synthesis instruction correlation rule, and automatically generates a synthesis instruction to control a logic synthesis method. Finally, an HDL description output unit outputs a synthesis instruction added HDL description, wherein a synthesis instruction is inserted into the original HDL description. When the synthesis instruction added HDL description is employed in the logic synthesis, starting at the top hierarchical level, a synthesis instruction for the logic circuit is not required in a synthesis execution script.Type: ApplicationFiled: October 4, 2006Publication date: April 12, 2007Inventors: Chie Kabuo, Yoko Shimada, Kasumi Hamaguchi, Takashi Ishimura, Katsuya Fujimura
-
Publication number: 20070038908Abstract: Design data including circuit data on a test point and information about a test mode, which has been attached to the test point, is inputted to an apparatus for designing a semiconductor integrated circuit. A design data code analysis unit in a data input unit performs the code analysis of the design data and, after the code analysis, the resulting design data is stored by a database storage unit in a storage device. A test point deletion unit receives the test mode specified from the outside and deletes data on an unnecessary test point from the design data stored in the storage device. The design data which does not include the unnecessary test point is outputted from a data output unit. Accordingly, even when the test mode is changed, there is no need to calculate the test efficiency again in response to each change or add the step of inserting a new test point.Type: ApplicationFiled: March 20, 2006Publication date: February 15, 2007Inventors: Yoko Hirano, Katsuya Fujimura, Aya Mototani, Sadami Takeoka
-
Publication number: 20070011468Abstract: An encryption process is employed in the LSI design so as to improve confidentiality of the circuit design data over conventional examples. In the encryption process, confidential circuit design data is encrypted to produce encrypted design data and a cipher key. The encrypted design data is provided to the user who conducts a design/verification process. The key is also provided as required. In the design/verification process, the encrypted design data is subjected to various processes without disclosing the contents of the original circuit. In a decoding process, the encrypted design data subjected to the design/verification process is decoded to produce original circuit design data.Type: ApplicationFiled: September 14, 2006Publication date: January 11, 2007Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Kentaro Shiomi, Akira Motohara, Makoto Fujiwara, Toshiyuki Yokoyama, Katsuya Fujimura
-
Patent number: 7148503Abstract: The present invention provides a semiconductor device, in which a plurality of chip IPs are mounted onto a common semiconductor circuit board, an evaluation method for the same, and a function setting method for the same. Various IP groups can be mounted as chip IPs onto a silicon circuit board. The silicon circuit board includes a silicon substrate, a wiring layer and pads. IPs (chip IPs) are mounted onto the pads by lamination. Means for selecting, switching and setting the functions of the IPs are provided, making the semiconductor device suitable for small-variety mass-production.Type: GrantFiled: October 3, 2001Date of Patent: December 12, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Katsuya Fujimura, Toshiyuki Yokoyama, Kentaro Shiomi, Akira Motohara
-
Publication number: 20060275932Abstract: The present invention provides a semiconductor device, in which a plurality of chip IPs are mounted onto a common semiconductor circuit board, an evaluation method for the same, and a function setting method for the same. Various IP groups can be mounted as chip IPs onto a silicon circuit board. The silicon circuit board includes a silicon substrate, a wiring layer and pads. IPs (chip IPs) are mounted onto the pads by lamination. Means for selecting, switching and setting the functions of the IPs are provided, making the semiconductor device suitable for small-variety mass-production.Type: ApplicationFiled: August 1, 2006Publication date: December 7, 2006Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Katsuya Fujimura, Toshiyuki Yokoyama, Kentaro Shiomi, Akira Motohara
-
Publication number: 20060253822Abstract: The present invention provides a semiconductor integrated circuit in which timing error is not likely to occur even if there is manufacturing variability. Logic cells 16 and 17, which are included in first and second clock circuits 11 and 12, respectively, are formed by transistors of a unified size. Even if there is manufacturing variability, delay time t1 of the first clock circuit 11 and delay time t2 of the second clock circuit 12 are increased or decreased by the same amount of time. Because of this, timing error is not likely to occur in a second flip-flop 15. A logic cell included in each clock cell may be formed by a transistor having a uniform rectangular-shaped diffusion region.Type: ApplicationFiled: July 10, 2006Publication date: November 9, 2006Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Yoichi Matsumura, Takako Ohashi, Katsuya Fujimura, Chihiro Itoh, Hiroki Taniguchi
-
Publication number: 20060253823Abstract: The present invention provides a semiconductor integrated circuit in which timing error is not likely to occur even if there is manufacturing variability. Logic cells 16 and 17, which are included in first and second clock circuits 11 and 12, respectively, are formed by transistors of a unified size. Even if there is manufacturing variability, delay time t1 of the first clock circuit 11 and delay time t2 of the second clock circuit 12 are increased or decreased by the same amount of time. Because of this, timing error is not likely to occur in a second flip-flop 15. A logic cell included in each clock cell may be formed by a transistor having a uniform rectangular-shaped diffusion region.Type: ApplicationFiled: July 10, 2006Publication date: November 9, 2006Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Yoichi Matsumura, Takako Ohashi, Katsuya Fujimura, Chihiro Itoh, Hiroki Taniguchi
-
Publication number: 20050097492Abstract: In a semiconductor integrated circuit, since resistance component is included in a power-supply wiring, a power-supply voltage supplied to a cell on a clock path is dropped to cause a clock skew. To avoid this problem, a cell-placement prohibiting area is set centering on a cell 10 on the clock path, and no cell for performing a logical operation is placed in this cell-placement prohibiting area. Also, a cell-placement prohibiting area may be set for each of cell groups formed of a plurality of cells closely placed together. Furthermore, a capacitive cell may be placed in the cell-placement prohibiting area.Type: ApplicationFiled: November 4, 2004Publication date: May 5, 2005Inventors: Yoichi Matsumura, Takako Ohashi, Katsuya Fujimura, Chihiro Itoh, Hiroki Taniguchi
-
Publication number: 20050086621Abstract: A circuit from which a buffer and an inverter are removed without changing logic is displayed. Such a circuit is obtained by a first or a second method. With the first method, all buffers which do not change logic and, when a clock path is divided at a branch point of wiring, all pairs of inverters located on each divided clock path are removed from the clock circuit. With the second method, a logic element located on a plurality of clock paths is copied and added to the clock circuit, all buffers which do not change logic and all pairs of inverters located between logic elements other than the above buffers are removed, and redundant partial circuits, if any, realizing the same logic and being located on a plurality of clock paths are removed. Thus, the clock circuit can be displayed so as to facilitate a designer's understanding of logic.Type: ApplicationFiled: July 22, 2004Publication date: April 21, 2005Inventors: Yoichi Matsumura, Takako Ohashi, Katsuya Fujimura, Chihiro Itoh, Hiroki Taniguchi
-
Publication number: 20050060676Abstract: The present invention provides a semiconductor integrated circuit in which timing error is not likely to occur even if there is manufacturing variability. Logic cells 16 and 17, which are included in first and second clock circuits 11 and 12, respectively, are formed by transistors of a unified size. Even if there is manufacturing variability, delay time t1 of the first clock circuit 11 and delay time t2 of the second clock circuit 12 are increased or decreased by the same amount of time. Because of this, timing error is not likely to occur in a second flip-flop 15. A logic cell included in each clock cell may be formed by a transistor having a uniform rectangular-shaped diffusion region.Type: ApplicationFiled: April 6, 2004Publication date: March 17, 2005Inventors: Yoichi Matsumura, Takako Ohashi, Katsuya Fujimura, Chihiro Itoh, Hiroki Taniguchi
-
Patent number: 6845489Abstract: A database for design of an integrated circuit device having data stored therein in a flexibly utilizable state, and a method for designing an integrated circuit device using such a database. A virtual core database (VCDB) for storing design data and a VCDB management system (VCDBMS) as a control system are provided. The VCDB includes virtual core (VC) clusters, test vector clusters, and purpose-specific function testing models. The VCDB also includes a system testing database having shared test clusters and peripheral model clusters. The VCDBMS includes a function testing assist section for generating test scenarios, the purpose-specific function testing models, system testing models, and the like, a VC interface synthesis section, and the like.Type: GrantFiled: April 28, 2000Date of Patent: January 18, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masanobu Mizuno, Sadashige Sugiura, Kasumi Hamaguchi, Hiroshi Takahashi, Katsuya Fujimura, Toshiyuki Yokoyama
-
Patent number: 6794155Abstract: A Treponema pallidum fused antigen in which at least two surface antigens of Treponema pallidum are fused and an assay for anti-Treponema pallidum antibodies, using the above Treponema pallidum fused antigen.Type: GrantFiled: January 18, 2001Date of Patent: September 21, 2004Assignee: Fujirebio Inc.Inventors: Nobuyuki Ise, Takeya Hori, Katsuya Fujimura, Tetsuji Tanimoto, Masahisa Okada
-
Publication number: 20020083330Abstract: An encryption process is employed in the LSI design so as to improve confidentiality of the circuit design data over conventional examples. In the encryption process, confidential circuit design data is encrypted to produce encrypted design data and a cipher key. The encrypted design data is provided to the user who conducts a design/verification process. The key is also provided as required. In the design/verification process, the encrypted design data is subjected to various processes without disclosing the contents of the original circuit. In a decoding process, the encrypted design data subjected to the design/verification process is decoded to produce original circuit design data.Type: ApplicationFiled: February 9, 2001Publication date: June 27, 2002Inventors: Kentaro Shiomi, Akira Motohara, Makoto Fujiwara, Toshiyuki Yokoyama, Katsuya Fujimura