Patents by Inventor Kazuhiko Okada
Kazuhiko Okada has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240104883Abstract: A display apparatus includes a display device and a processor, and the display device displays at least the virtual object among the individual real object cut out from the external real body as an object and the virtual object to be arranged in three dimensions, the object for which the user wants to view is determined as the target object, the object to be interfered when the user views the target object is detected as the interfering object, and when there is an interfering object, the display mode of at least one of the target object and the interfering object is changed so as to eliminate or reduce the interfering caused by the interfering object for viewing the target object.Type: ApplicationFiled: December 10, 2020Publication date: March 28, 2024Inventors: Yasunobu HASHIMOTO, Yoshinori OKADA, Kazuhiko YOSHIZAWA, Hitoshi AKIYAMA, Mayumi NAKADE
-
Patent number: 8901957Abstract: A processor includes a programmable logic circuit provided with a plurality of processing units. The programmable logic circuit is capable of reconfiguring a first logic circuit corresponding to first circuit configuration information according to a first process and a second logic circuit corresponding to second circuit configuration information according to a second process. Each of the first and second logic circuits includes an information holding unit. A first control circuit stores the second circuit configuration information in the information holding unit of the first logic circuit and generates an execution control signal for executing the first process. A second control circuit obtains the second circuit configuration information from the information holding unit of the first logic circuit in response to completion of the first process and controls the programmable logic circuit so as to reconfigure the second logic circuit corresponding to the second circuit configuration information.Type: GrantFiled: February 24, 2014Date of Patent: December 2, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Kazuhiko Okada
-
Patent number: 8850118Abstract: A memory access determination circuit includes a counter that switches between a first reference value and a second reference value in accordance with a control signal to generate a count value based on the first reference value or the second reference value. A controller performs a cache determination based on an address that corresponds to the count value and outputs the control signal in accordance with the cache determination. A changing unit changes the second reference value in accordance with the cache determination.Type: GrantFiled: September 14, 2011Date of Patent: September 30, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Kazuhiko Okada
-
Publication number: 20140244981Abstract: A processor includes a programmable logic circuit provided with a plurality of processing units. The programmable logic circuit is capable of reconfiguring a first logic circuit corresponding to first circuit configuration information according to a first process and a second logic circuit corresponding to second circuit configuration information according to a second process. Each of the first and second logic circuits includes an information holding unit. A first control circuit stores the second circuit configuration information in the information holding unit of the first logic circuit and generates an execution control signal for executing the first process. A second control circuit obtains the second circuit configuration information from the information holding unit of the first logic circuit in response to completion of the first process and controls the programmable logic circuit so as to reconfigure the second logic circuit corresponding to the second circuit configuration information.Type: ApplicationFiled: February 24, 2014Publication date: August 28, 2014Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Kazuhiko OKADA
-
Patent number: 8332568Abstract: A memory access determination circuit includes a counter that outputs a first value counted by using a first reference value, and a control unit that makes a cache determination of an address corresponding to an output of the counter, wherein, when a cache miss occurs for the address, the counter outputs a second value by using a second reference value.Type: GrantFiled: February 15, 2010Date of Patent: December 11, 2012Assignee: Fujitsu Semiconductor LimitedInventor: Kazuhiko Okada
-
Publication number: 20120084513Abstract: A memory access determination circuit includes a counter that switches between a first reference value and a second reference value in accordance with a control signal to generate a count value based on the first reference value or the second reference value. A controller performs a cache determination based on an address that corresponds to the count value and outputs the control signal in accordance with the cache determination. A changing unit changes the second reference value in accordance with the cache determination.Type: ApplicationFiled: September 14, 2011Publication date: April 5, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Kazuhiko OKADA
-
Patent number: 7975081Abstract: Provided are an image display system and a control method for the image display system capable of displaying an image, which is represented by raster image data to be transferred through burst transmission and which is formed with a plurality of scanning lines, through simple control. An image display system includes a plurality of FIFO memories numbering the same as scanning lines in which pixels to be transferred during one burst transmission are contained do, and an input control unit that selects one of the plurality of FIFO memories according to a line number assigned to a line of pixels corresponding to unit transfer data, and stores second raster image data in the selected FIFO memory.Type: GrantFiled: January 23, 2006Date of Patent: July 5, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Kazuhiko Okada
-
Publication number: 20100217914Abstract: A memory access determination circuit includes a counter that outputs a first value counted by using a first reference value, and a control unit that makes a cache determination of an address corresponding to an output of the counter, wherein, when a cache miss occurs for the address, the counter outputs a second value by using a second reference value.Type: ApplicationFiled: February 15, 2010Publication date: August 26, 2010Applicant: FUJITSU MICROELECTRONICS LIMITEDInventor: Kazuhiko OKADA
-
Patent number: 7689059Abstract: A method and circuit for suppressing the generation of unnatural vertical streaks in output image data. A detection processing circuit generates a first noise correction value based on first and second noise detection signals from an OB region. A correction processing circuit performs an offset process on a first noise correction value to generate a second noise correction value and performs an FIR filter process on the second noise correction value to generate a noise correction signal NC. The correction processing circuit then corrects the effective image signal from the effective image region using the noise correction signal and performs a horizontal LPF process on the corrected effective image signal to generate output image data.Type: GrantFiled: September 25, 2006Date of Patent: March 30, 2010Assignee: Fujitsu Microelectronics LimitedInventor: Kazuhiko Okada
-
Patent number: 7489344Abstract: The present invention relates to an image recorder including a selector circuit. Image data output from the image recorder, or output data of an encoder, is format converted in a format conversion circuit, and provided to a selector circuit arranged in a stage either preceding or following a pre-process circuit. The selector circuit selects one of input data from a CCD and input data from the format conversion circuit and provides the selected input data to the pre-process circuit. The output data of the encoder is then fed back. This configures a pseudo imaging system.Type: GrantFiled: June 16, 2004Date of Patent: February 10, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Tomohiro Fukuoka, Masaki Okada, Kazuhiko Okada, Hiromi Yokoi, Nobuyuki Hattori
-
Publication number: 20070253636Abstract: A method and circuit for suppressing the generation of unnatural vertical streaks in output image data. A detection processing circuit generates a first noise correction value based on first and second noise detection signals from an OB region. A correction processing circuit performs an offset process on a first noise correction value to generate a second noise correction value and performs an FIR filter process on the second noise correction value to generate a noise correction signal NC. The correction processing circuit then corrects the effective image signal from the effective image region using the noise correction signal and performs a horizontal LPF process on the corrected effective image signal to generate output image data.Type: ApplicationFiled: September 25, 2006Publication date: November 1, 2007Inventor: Kazuhiko Okada
-
Publication number: 20070132883Abstract: An OSD device is provided which allows a reduction in the capacity of a memory for storing OSD data and also allows the efficient use of a transfer frequency band in the transfer of the OSD data. A management information data set MD includes, for the display position of each of OSD data sets OD to be superimposed on sensed image data sets SD, display position information sets HDISP and VDISP on the OSD data set OD and a storage location information set WORD on the OSD data set OD. The on-screen display device comprises an OSD data storage region (32) for storing the OSD data sets OD, senses the management information data set MD having HDISP and VDISP which match the display position of each of the sensed image data sets SD, and retrieves the OSD data sets stored in WORD included in the management information data set MD from the OSD data storage region (32).Type: ApplicationFiled: April 6, 2006Publication date: June 14, 2007Inventors: Nobuyuki Hattori, Kazuhiko Okada, Chihiro Sekiya, Kiichiro Iga
-
Publication number: 20070091092Abstract: Provided are an image display system and a control method for the image display system capable of displaying an image, which is represented by raster image data to be transferred through burst transmission and which is formed with a plurality of scanning lines, through simple control. An image display system includes a plurality of FIFO memories numbering the same as scanning lines in which pixels to be transferred during one burst transmission are contained do, and an input control unit that selects one of the plurality of FIFO memories according to a line number assigned to a line of pixels corresponding to unit transfer data, and stores second raster image data in the selected FIFO memory.Type: ApplicationFiled: January 23, 2006Publication date: April 26, 2007Inventor: Kazuhiko Okada
-
Publication number: 20050104979Abstract: The present invention relates to an image recorder including a selector circuit. Image data output from the image recorder, or output data of an encoder, is format converted in a format conversion circuit, and provided to a selector circuit arranged in a stage either preceding or following a pre-process circuit. The selector circuit selects one of input data from a CCD and input data from the format conversion circuit and provides the selected input data to the pre-process circuit. The output data of the encoder is then fed back. This configures a pseudo imaging system.Type: ApplicationFiled: June 16, 2004Publication date: May 19, 2005Inventors: Tomohiro Fukuoka, Masaki Okada, Kazuhiko Okada, Hiromi Yokoi, Nobuyuki Hattori
-
Publication number: 20030227557Abstract: In an image sensing apparatus which generates image data corresponding to each pixel, a correction device which corrects the image data using correction data, includes a buffer memory which stores the correction data and the image data. An address control circuit generates write addresses for writing the correction data and the image data in the buffer memory such that the correction data and the image data corresponding to each pixel are sequentially read from the buffer memory.Type: ApplicationFiled: February 19, 2003Publication date: December 11, 2003Applicant: FUJITSU LIMITEDInventors: Kazuhiko Okada, Yoshiko Miura, Nobuyuki Hattori