Patents by Inventor Kazuhiko Oyama

Kazuhiko Oyama has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20100281584
    Abstract: Disclosed are compounds that are utilizable as systemic insecticides and possess excellent systemic properties. Compounds represented by formula (1) have excellent systemic insecticidal activity. Accordingly, a composition comprising as an active ingredient the compound of formula (1) or salt thereof is useful as a systemic insecticide.
    Type: Application
    Filed: December 19, 2008
    Publication date: November 4, 2010
    Inventors: Ryo Horikoshi, Mitsuyuki Yabuzaki, Shinji Sakurai, Kazuhiko Oyama, Masaaki Mitomi
  • Publication number: 20100113525
    Abstract: Disclosed is a pest control composition comprising at least one pyripyropene derivative of formula (I) or agriculturally and horticulturally acceptable salt thereof and at least one other pest control agent as active ingredients. The combined use of the two ingredients can provide a better insecticidal effect.
    Type: Application
    Filed: March 10, 2008
    Publication date: May 6, 2010
    Applicant: MEIJI SEIKA KAISHA, LTD.
    Inventors: Ryo Horikoshi, Kazuhiko Oyama, Mitsuyuki Yabuzaki
  • Patent number: 7549088
    Abstract: Disclosed is a method of determining a failure in an information system including a transmission apparatus for transmitting control information and a reception apparatus connected to the transmission apparatus in such a manner as to enable information to be transmitted and received for receiving the control information, the reception apparatus transmitting response information to the received control information, wherein the transmission apparatus obtains, as first clock time, clock time of the most recently transmitted control information if the response information to the control information cannot be obtained within predetermined time period, wherein the transmission apparatus obtains, as second clock time, later one of clock time of the response information most recently transmitted by the reception apparatus and clock time of the control information most recently received by the reception apparatus, and wherein the transmission apparatus determines failure location based on the first clock time and the s
    Type: Grant
    Filed: June 14, 2005
    Date of Patent: June 16, 2009
    Assignee: Fujitsu Limited
    Inventors: Kazuhiko Oyama, Koji Hanada
  • Publication number: 20090137634
    Abstract: Disclosed is a composition for use as a pest control agent, comprising a compound represented by formula (I) or an agriculturally and horticulturally acceptable salt thereof as active ingredient and an agriculturally and horticulturally acceptable carrier:
    Type: Application
    Filed: December 23, 2008
    Publication date: May 28, 2009
    Inventors: Kimihiko Goto, Ryo Horikoshi, Mariko Tsuchida, Kazuhiko Oyama, Satoshi Omura, Hiroshi Tomoda, Toshiaki Sunazuka
  • Patent number: 7518347
    Abstract: A regulator circuit is provided which has a reference voltage outputting unit, a first operational amplifier, a voltage-dividing unit, and a second operational amplifier. The reference voltage outputting unit is connected to a power source voltage, has a rectifying element, and outputs a first reference voltage. The first reference voltage is input to the first operational amplifier, and the first operational amplifier outputs a second reference voltage equal to the first reference voltage. The second reference voltage is input to the voltage-dividing unit, and the voltage-dividing unit outputs a third reference voltage having a voltage lower than the second reference voltage. The third reference voltage is input to the second operational amplifier, and the second operational amplifier outputs an output voltage equal to the third reference voltage.
    Type: Grant
    Filed: August 16, 2007
    Date of Patent: April 14, 2009
    Assignee: Oki Semiconductor Co., Ltd.
    Inventor: Kazuhiko Oyama
  • Patent number: 7491738
    Abstract: There is provided a pest control agent comprising a compound represented by formula (I) as active ingredient.
    Type: Grant
    Filed: May 31, 2006
    Date of Patent: February 17, 2009
    Assignees: Meiji Seika Kaisha, Ltd., The Kitasato Institute (A School Juridical Person)
    Inventors: Kimihiko Goto, Ryo Horikoshi, Mariko Tsuchida, Kazuhiko Oyama, Satoshi Omura, Hiroshi Tomoda, Toshiaki Sunazuka
  • Publication number: 20080067986
    Abstract: A regulator circuit is provided which has a reference voltage outputting unit, a first operational amplifier, a voltage-dividing unit, and a second operational amplifier. The reference voltage outputting unit is connected to a power source voltage, has a rectifying element, and outputs a first reference voltage. The first reference voltage is input to the first operational amplifier, and the first operational amplifier outputs a second reference voltage equal to the first reference voltage. The second reference voltage is input to the voltage-dividing unit, and the voltage-dividing unit outputs a third reference voltage having a voltage lower than the second reference voltage. The third reference voltage is input to the second operational amplifier, and the second operational amplifier outputs an output voltage equal to the third reference voltage.
    Type: Application
    Filed: August 16, 2007
    Publication date: March 20, 2008
    Applicant: OKI ELECTRIC INDUSTRY CO., LTD.
    Inventor: Kazuhiko Oyama
  • Publication number: 20070203181
    Abstract: Disclosed are compounds that have excellent insecticidal activity and are usable as agricultural and horticultural insecticides. Compounds represented by formula (I) or agriculturally and horticulturally acceptable acid addition salts thereof have excellent insecticidal activity and are usable as agricultural and horticultural insecticides.
    Type: Application
    Filed: August 3, 2005
    Publication date: August 30, 2007
    Applicants: MEIJI SEIKA KAISHA, LTD., NIPPON KAYAKU CO., LTD.
    Inventors: Kazumi Yamamoto, Ryo Horikoshi, Kazuhiko Oyama, Hiroshi Kurihara, Shizuo Shimano, Takaaki Miyake, Hiroki Hotta, Jun Iwabuchi
  • Publication number: 20070024367
    Abstract: Provided in a constant-current generation circuit is an OP AMP which includes a bias circuit, differential stage and amplification stage. In the OP AMP, a capacitance is provided between a control terminal which receives a start-up signal EN and a node NGATE. In a start-up operation of the circuit, the node NGATE can more rapidly rise from a VSS to a predetermined voltage by rising a specific voltage in synchronously with a switching timing of the start-up signal EN by virtue of a coupling effect.
    Type: Application
    Filed: April 19, 2006
    Publication date: February 1, 2007
    Applicant: Oki Electric Industry Co., Ltd.
    Inventor: Kazuhiko Oyama
  • Patent number: 7161848
    Abstract: A data write circuit of a semiconductor storage device is provided in which a multi-bit write method can be employed even if data input takes a long time. The data write circuit includes a multi-bit decoder and data latch circuit for sequentially latching a plurality of data to be respectively written to a plurality of memory cells of multi-bits and are sequentially input in accordance with a change of an input multi-bit address, a column decoder for respectively applying latched data to sources of the memory cells based on a column address among the input address, and a cell drain voltage generator for simultaneously applying high cell drain voltage (approx. 5.0 volts) for writing data to the drains of the memory cells when all of the data are latched and are applied to the sources of the memory cells so as to respectively write the data to the memory cells.
    Type: Grant
    Filed: May 23, 2005
    Date of Patent: January 9, 2007
    Assignee: Oki Electric Industry Co., Ltd.
    Inventor: Kazuhiko Oyama
  • Publication number: 20060281780
    Abstract: There is provided a pest control agent comprising a compound represented by formula (I) as active ingredient.
    Type: Application
    Filed: May 31, 2006
    Publication date: December 14, 2006
    Applicants: Meiji Seika Kaisha, Ltd., The Kitasato Institute
    Inventors: Kimihiko Goto, Ryo Horikoshi, Mariko Tsuchida, Kazuhiko Oyama, Satoshi Omura, Hiroshi Tomoda, Toshiaki Sunazuka
  • Patent number: 7144843
    Abstract: An objective of the present invention is to provide a harmful organism control agent that possesses excellent control effect against harmful organisms and can be safely used. The present invention provides a compound of formula (1) or a salt thereof. The present invention also provides a harmful organism control agent comprising the compound of formula (1). wherein R1, n, R2, and R3 are as defined in the specification.
    Type: Grant
    Filed: January 31, 2002
    Date of Patent: December 5, 2006
    Assignee: Meiji Seika Kaisha, Ltd.
    Inventors: Kazuhiko Oyama, Takeshi Teraoka, Kazumi Yamamoto
  • Publication number: 20060215525
    Abstract: Disclosed is a method of determining a failure in an information system including a transmission apparatus for transmitting control information and a reception apparatus connected to the transmission apparatus in such a manner as to enable information to be transmitted and received for receiving the control information, the reception apparatus transmitting response information to the received control information, wherein the transmission apparatus obtains, as first clock time, clock time of the most recently transmitted control information if the response information to the control information cannot be obtained within predetermined time period, wherein the transmission apparatus obtains, as second clock time, later one of clock time of the response information most recently transmitted by the reception apparatus and clock time of the control information most recently received by the reception apparatus, and wherein the transmission apparatus determines failure location based on the first clock time and the s
    Type: Application
    Filed: June 14, 2005
    Publication date: September 28, 2006
    Applicant: FUJITSU LIMITED
    Inventors: Kazuhiko Oyama, Koji Hanada
  • Patent number: 7022855
    Abstract: An objective of the present invention is to provide an ectoparasite control agent for homothermic animals, which has high control effect and is safe. The compounds according to the present invention are compounds represented by formula (I) and salts thereof: wherein R1 represents optionally substituted alkyl; optionally substituted alkenyl; optionally substituted alkynyl; OR5 wherein R5 represents optionally substituted alkyl, optionally substituted alkenyl, or optionally substituted alkynyl; or SR5 wherein R5 is as defined above, R2 represents optionally substituted alkyl, any one of R3 and R4 represents hydrogen and the other represents fluorine, chlorine, bromine, or CF3, and X represents fluorine or chlorine.
    Type: Grant
    Filed: October 9, 2003
    Date of Patent: April 4, 2006
    Assignee: Meiji Seika Kaisha, Ltd.
    Inventors: Kazumi Yamamoto, Kazuhiko Oyama, Masayo Sakai, Ryo Horikoshi
  • Publication number: 20060044869
    Abstract: A data write circuit of a semiconductor storage device is provided in which a multi-bit write method can be employed even if data input takes a long time. The data write circuit includes a multi-bit decoder and data latch circuit for sequentially latching a plurality of data to be respectively written to a plurality of memory cells of multi-bits and are sequentially input in accordance with a change of an input multi-bit address, a column decoder for respectively applying latched data to sources of the memory cells based on a column address among the input address, and a cell drain voltage generator for simultaneously applying high cell drain voltage (approx. 5.0 volts) for writing data to the drains of the memory cells when all of the data are latched and are applied to the sources of the memory cells so as to respectively write the data to the memory cells.
    Type: Application
    Filed: May 23, 2005
    Publication date: March 2, 2006
    Applicant: Oki Electric Industry Co., Ltd.
    Inventor: Kazuhiko Oyama
  • Patent number: 6956781
    Abstract: When a first memory cell storing data ‘0’ is read, an associated word line is set at an ‘H’ level, and an associated NMOS is turn on by a signal having an ‘H’ level so as to select the first memory cell. In the first memory cell, a drain voltage is reduced to a grounding level via the NMOS, and an electrical potential difference is generated between a source and the drain. However, no channel is formed so that no electrical current flows. Since a parasitic capacitance exists between associated bit lines, the electrical potential of a node is reduced to the ground level due to the coupling effect of the parasitic capacitance. Accordingly, a charging current flows to the node. In addition, a direct current flows from the node to the ground via another NMOS. Consequently, electrical charging to the parasitic capacitance starts earlier, and a reading delay time can be reduced.
    Type: Grant
    Filed: February 2, 2004
    Date of Patent: October 18, 2005
    Assignee: Oki Electric Industry Co., Ltd.
    Inventor: Kazuhiko Oyama
  • Publication number: 20050024966
    Abstract: When a first memory cell storing data ‘0’ is read, an associated word line is set at an ‘H’ level, and an associated NMOS is turn on by a signal having an ‘H’ level so as to select the first memory cell. In the first memory cell, a drain voltage is reduced to a grounding level via the NMOS, and an electrical potential difference is generated between a source and the drain. However, no channel is formed so that no electrical current flows. Since a parasitic capacitance exists between associated bit lines, the electrical potential of a node is reduced to the ground level due to the coupling effect of the parasitic capacitance. Accordingly, a charging current flows to the node. In addition, a direct current flows from the node to the ground via another NMOS. Consequently, electrical charging to the parasitic capacitance starts earlier, and a reading delay time can be reduced.
    Type: Application
    Filed: February 2, 2004
    Publication date: February 3, 2005
    Inventor: Kazuhiko Oyama
  • Patent number: 6791373
    Abstract: As a power-supply voltage VCC is applied to a second terminal, a latch is reset by a reset signal POR from a power-on reset unit. Subsequently, as the voltage of a signal IN applied to a first terminal is increased to higher than the voltage VCC by a threshold voltage Vth of a PMOS 11, the PMOS 11 turns on, causing a node N1 to become “H.” Thus, a test mode is set in the latch. Subsequently, even if the signal IN is reduced to VCC or lower, the test mode is maintained. A high-voltage test can be conducted by increasing the power-supply voltage at the second terminal, thereby eliminating the need for applying the first terminal with a higher voltage than required to set the test mode. It is therefore possible to prevent a gate oxide film of a buffer from being destroyed.
    Type: Grant
    Filed: September 30, 2003
    Date of Patent: September 14, 2004
    Assignee: Oki Electric Industry Co., Ltd.
    Inventor: Kazuhiko Oyama
  • Publication number: 20040130355
    Abstract: As a power-supply voltage VCC is applied to a second terminal, a latch is reset by a reset signal POR from a power-on reset unit. Subsequently, as the voltage of a signal IN applied to a first terminal is increased to higher than the voltage VCC by a threshold voltage Vth of a PMOS 11, the PMOS 11 turns on, causing a node N1 to become “H.” Thus, a test mode is set in the latch. Subsequently, even if the signal IN is reduced to VCC or lower, the test mode is maintained. A high-voltage test can be conducted by increasing the power-supply voltage at the second terminal, thereby eliminating the need for applying the first terminal with a higher voltage than required to set the test mode. It is therefore possible to prevent a gate oxide film of a buffer from being destroyed.
    Type: Application
    Filed: September 30, 2003
    Publication date: July 8, 2004
    Applicant: Oki Electric Industry Co., Ltd.
    Inventor: Kazuhiko Oyama
  • Publication number: 20040087618
    Abstract: An objective of the present invention is to provide an ectoparasite control agent for homothermic animals, which has high control effect and is safe.
    Type: Application
    Filed: October 9, 2003
    Publication date: May 6, 2004
    Applicant: Meiji Seika Kaisha, Ltd.
    Inventors: Kazumi Yamamoto, Kazuhiko Oyama, Masayo Sakai, Ryo Horikoshi