Patents by Inventor Kazushi Kurata
Kazushi Kurata has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9823946Abstract: A processor executes a plurality of tasks by switching a timeslot and iterating a plurality of timeslots. The processor includes a table in which tasks are defined in correspondence with timeslots. In the table, the number of timeslots to be held in one iteration is defined, for each of the timeslots a total time period during the predetermined number of iterations is designated, and a plurality of tasks are defined in correspondence with at least one of the timeslots. A timeslot is switched every time a predetermined period elapses. One task is selected and executed by referring to the table in correspondence with switching of timeslot.Type: GrantFiled: March 11, 2014Date of Patent: November 21, 2017Assignee: SOCIONEXT INC.Inventors: Kazushi Kurata, Kazuya Furukawa, Tetsuya Tanaka, Nobuo Higaki, Kunihiko Hayashi, Hiroshi Kadota, Tokuzo Kiyohara, Kozo Kimura, Hideshi Nishida, Shigeki Fujii, Toshio Sugimura
-
Publication number: 20140196045Abstract: A processor executes a plurality of tasks by switching a timeslot and iterating a plurality of timeslots. The processor includes a table in which tasks are defined in correspondence with timeslots. In the table, the number of timeslots to be held in one iteration is defined, for each of the timeslots a total time period during the predetermined number of iterations is designated, and a plurality of tasks are defined in correspondence with at least one of the timeslots. A timeslot is switched every time a predetermined period elapses. One task is selected and executed by referring to the table in correspondence with switching of timeslot.Type: ApplicationFiled: March 11, 2014Publication date: July 10, 2014Applicant: Panasonic CorporationInventors: KAZUSHI KURATA, KAZUYA FURUKAWA, TETSUYA TANAKA, NOBUO HIGAKI, KUNIHIKO HAYASHI, HIROSHI KADOTA, TOKUZO KIYOHARA, KOZO KIMURA, HIDESHI NISHIDA, SHIGEKI FUJII, TOSHIO SUGIMURA
-
Patent number: 8719827Abstract: A processor for sequentially executing a plurality of programs using a plurality of register value groups stored in a memory that correspond one-to-one with the programs.Type: GrantFiled: July 11, 2011Date of Patent: May 6, 2014Assignee: Panasonic CorporationInventors: Kazushi Kurata, Tetsuya Tanaka, Nobuo Higaki, Kunihiko Hayashi, Hiroshi Kadota, Tokuzo Kiyohara, Kozo Kimura, Hideshi Nishida, Kazuya Furukawa, Shigeki Fujii, Toshio Sugimura
-
Publication number: 20120005562Abstract: In an encoded stream decoding device, a storage amount checking circuit confirms that a sufficient amount of stream has been stored in a buffer circuit. Thereafter, a control circuit starts repeatedly outputting a control signal to a decoding circuit to instruct the decoding circuit to perform a variable-length decoding process. If, by iterating the decoding process, the total amount of a consumed stream in the buffer circuit 11 is caused to be higher than or equal to a threshold set in a threshold setting circuit, a disabling circuit generates a decoding disable signal having a value of “1,” and outputs the decoding disable signal to the control circuit. When receiving the decoding disable signal, the control circuit outputs, to the decoding circuit, a control signal for instructing to stop the decoding process, so that the decoding circuit stops the decoding process.Type: ApplicationFiled: September 16, 2011Publication date: January 5, 2012Applicant: Panasonic CorporationInventors: Futoshi MORIE, Shuji MIYASAKA, Kazushi KURATA, Yosuke KUDO
-
Publication number: 20110283288Abstract: A processor for sequentially executing a plurality of programs using a plurality of register value groups stored in a memory that correspond one-to-one with the programs.Type: ApplicationFiled: July 11, 2011Publication date: November 17, 2011Applicant: PANASONIC CORPORATIONInventors: KAZUSHI KURATA, TETSUYA TANAKA, NOBUO HIGAKI, KUNIHIKO HAYASHI, HIROSHI KADOTA, TOKUZO KIYOHARA, KOZO KIMURA, HIDESHI NISHIDA, KAZUYA FURUKAWA, SHIGEKI FUJII, TOSHIO SUGIMURA
-
Patent number: 8042116Abstract: In a processor including a plurality of register groups, while a task is being executed using one of the register groups, a context of a task to be executed next is restored into another one of the register groups. If the execution of the task currently being executed is suspended before the restoration starts, the task execution is continued by using one of the register groups in which a context of a task executed previously remains and executing the task.Type: GrantFiled: June 1, 2005Date of Patent: October 18, 2011Assignee: Panasonic CorporationInventor: Kazushi Kurata
-
Patent number: 8006076Abstract: A processor for sequentially executing a plurality of programs using a plurality of register value groups stored in a memory that correspond one-to-one with the programs.Type: GrantFiled: April 28, 2008Date of Patent: August 23, 2011Assignee: Panasonic CorporationInventors: Kazushi Kurata, Tetsuya Tanaka, Nobuo Higaki, Kunihiko Hayashi, Hiroshi Kadota, Tokuzo Kiyohara, Kozo Kimura, Hideshi Nishida, Kazuya Furukawa, Shigeki Fujii, Toshio Sugimura
-
Publication number: 20110167211Abstract: An interface unit 20 assigns different SDRAMs 1 and 2 to adjacent drawing blocks in a frame-buffer area. In processing that extends across the adjacent drawing blocks, active commands, for example, are issued alternately to the SDRAMs 1 and 2 to reduce waiting cycles resulting from the issue interval restriction. Furthermore, since individual clock enable signals CKE1 and CKE2 are output to the SDRAMs 1 and 2 so that burst transfers of the SDRAMs 1 and 2 can be stopped individually, no cycle is necessary to stop the burst transfers.Type: ApplicationFiled: March 16, 2011Publication date: July 7, 2011Applicant: PANASONIC CORPORATIONInventors: Masanori HENMI, Kazushi Kurata
-
Patent number: 7930520Abstract: A processor for sequentially executing a plurality of programs using a plurality of register value groups stored in a memory that correspond one-to-one with the programs.Type: GrantFiled: April 28, 2008Date of Patent: April 19, 2011Assignee: Panasonic CorporationInventors: Kazushi Kurata, Tetsuya Tanaka, Nobuo Higaki, Kunihiko Hayashi, Hiroshi Kadota, Tokuzo Kiyohara, Kozo Kimura, Hideshi Nishida, Kazuya Furukawa, Shigeki Fujii, Toshio Sugimura
-
Patent number: 7921281Abstract: A processor for sequentially executing a plurality of programs using a plurality of register value groups stored in a memory that correspond one-to-one with the programs.Type: GrantFiled: April 28, 2008Date of Patent: April 5, 2011Assignee: Panasonic CorporationInventors: Kazushi Kurata, Tetsuya Tanaka, Nobuo Higaki, Kunihiko Hayashi, Hiroshi Kadota, Tokuzo Kiyohara, Kozo Kimura, Hideshi Nishida, Kazuya Furukawa, Shigeki Fujii, Toshio Sugimura
-
Publication number: 20100318707Abstract: An external device access apparatus according to the present invention includes: an address control unit that accepts a prefetch request and a prefetch data readout request from a master and performs a prefetch operation and a prefetch data readout operation; a readout data storage unit that stores data read out through the prefetch operation; a storage operation status holding unit that holds a prefetch operation status indicating whether or not the prefetch operation has been completed; and an acceptance signal generation unit that outputs, to the master, an acceptance signal indicating that the prefetch data readout request has been accepted from the master. First information indicating a status of the prefetch operation is outputted to the master based on the prefetch operation status.Type: ApplicationFiled: August 13, 2008Publication date: December 16, 2010Applicant: PANASONIC CORPORATIONInventors: Tsuyoshi Tanaka, Nobuo Higaki, Takasi Inoue, Yosuke Kudo, Kazushi Kurata
-
Publication number: 20100180095Abstract: The buffer control device of this invention includes: a pointer holding unit which holds a virtual pointer different from a read pointer and a write pointer; an access control unit that controls an access to a ring buffer; a judging unit that judges whether or not one of the read pointer and the write pointer has reached an address substantially identical to an address indicated by the virtual pointer; and disabling unit that disables a normal access using the one of the read pointer and the write pointer, when the judging unit judges that the one of the read pointer and the write pointer has reached the address substantially identical to the address indicated by the virtual pointer, the normal access being controlled by the access control unit, wherein the access control unit further controls a reaccess to the ring buffer.Type: ApplicationFiled: November 28, 2006Publication date: July 15, 2010Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Masanori Fujibayashi, Nobuo Higaki, Kazushi Kurata, Tomoko Matsui
-
Patent number: 7716391Abstract: A data transfer apparatus according to the present invention has; a DMAC and another DMAC which transfer data by direct memory access among a plurality of buses; a command queue which holds, as a queue, commands for instructing the data transfer; a bus information obtainment unit which obtains the commands from the command queue; a grouping unit which groups the held commands, based on a source and a destination designated in each of the obtained commands; a schedule unit which decides an order of issuing the commands sequentially from a group having more command, as a priority; and a selector which selects a command to be issued according to the decided order.Type: GrantFiled: May 9, 2006Date of Patent: May 11, 2010Assignee: Panasonic CorporationInventors: Kazuya Furukawa, Nobuo Higaki, Hideyo Tsuruta, Kazushi Kurata, Shigeki Fujii, Kousuke Yoshioka, Hiroyuki Morishita
-
Patent number: 7668381Abstract: The decoding apparatus in the present invention includes a memory operable to hold encoded data representing one of a compressed sound and a compressed image, a memory read-out unit operable to sequentially read out the encoded data from said memory, a match determining circuit operable to determine whether or not data matching a specific bit sequence exists in the encoded data read out by said memory read-out unit, a deleting circuit operable to delete a part of the specific bit sequence from the encoded data read out from said memory, when said match determining circuit determines that the specific bit sequence exists, and a decoding circuit operable to decode the post-deletion encoded data.Type: GrantFiled: October 20, 2005Date of Patent: February 23, 2010Assignee: Panasonic CorporationInventors: Masayuki Masumoto, Kazushi Kurata, Hideyo Tsuruta
-
Publication number: 20090254700Abstract: An interface unit 20 assigns different SDRAMs 1 and 2 to adjacent drawing blocks in a frame-buffer area. In processing that extends across the adjacent drawing blocks, active commands, for example, are issued alternately to the SDRAMs 1 and 2 to reduce waiting cycles resulting from the issue interval restriction. Furthermore, since individual clock enable signals CKE1 and CKE2 are output to the SDRAMs 1 and 2 so that burst transfers of the SDRAMs 1 and 2 can be stopped individually, no cycle is necessary to stop the burst transfers.Type: ApplicationFiled: June 15, 2009Publication date: October 8, 2009Applicant: Panasonic CorporationInventors: Masanori HENMI, Kazushi Kurata
-
Patent number: 7562184Abstract: An interface unit 20 assigns different SDRAMs 1 and 2 to adjacent drawing blocks in a frame-buffer area. In processing that extends across the adjacent drawing blocks, active commands, for example, are issued alternately to the SDRAMs 1 and 2 to reduce waiting cycles resulting from the issue interval restriction. Furthermore, since individual clock enable signals CKE1 and CKE2 are output to the SDRAMs 1 and 2 so that burst transfers of the SDRAMs 1 and 2 can be stopped individually, no cycle is necessary to stop the burst transfers.Type: GrantFiled: December 29, 2004Date of Patent: July 14, 2009Assignee: Panasonic CorporationInventors: Masanori Henmi, Kazushi Kurata
-
Publication number: 20090063734Abstract: A bus controller capable of shortening the time required before a flush is completed so as not to degrade the performance of a processor. A bus controller includes: a FIFO for temporarily holding, on a first-in first-out basis, data to be stored from a processor into a memory; a flush pointer for holding a pointer which indicates end data held by the FIFO at a time when a trigger signal is received; a memory control unit for writing a portion of the data held by the FIFO into the memory according to the trigger signal so as to partially flush the FIFO, the portion ranging from start data through end data indicated by the flush pointer; and a wait circuit for generating a wait signal for a specific access instruction, which is executed by the processor, until the memory control unit completes the partial flush.Type: ApplicationFiled: February 27, 2006Publication date: March 5, 2009Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Kazushi Kurata, Nobuo Higaki
-
Publication number: 20080270658Abstract: Provided is a simply structured multiprocessor system which equally distributes access performance for accessing a shared memory among plural master units accessing the shared memory. The multiprocessor system includes plural master units PU0 and PU1 each of which issues an access request for accessing the shared memory, a bus IF unit 4-10 which accesses a bus by a split transaction scheme and separately executes a request phase for accepting the access request; and a transfer phase for executing data transfer in response to the accepted access request. In the case where one of the master units consecutively issues plural access requests without an interval of a predetermined time period, the bus IF unit 4-10 restricts the number of consecutive transfer phase executions corresponding to the plural access requests to be not more than N.Type: ApplicationFiled: April 24, 2008Publication date: October 30, 2008Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Keisuke KANEKO, Takao YAMAMOTO, Masayuki YAMASAKI, Nobuo HIGAKI, Kazushi KURATA, Ryuta NAKANISHI
-
Publication number: 20080256542Abstract: In a processor including a plurality of register groups, while a task is being executed using one of the register groups, a context of a task to be executed next is restored into another one of the register groups. If the execution of the task currently being executed is suspended before the restoration starts, the task execution is continued by using one of the register groups in which a context of a task executed previously remains and executing the task.Type: ApplicationFiled: June 1, 2005Publication date: October 16, 2008Inventor: Kazushi Kurata
-
Publication number: 20080215858Abstract: A processor for sequentially executing a plurality of programs using a plurality of register value groups stored in a memory that correspond one-to-one with the programs.Type: ApplicationFiled: April 28, 2008Publication date: September 4, 2008Inventors: Kazuya Furukawa, Tetsuya Tanaka, Nobuo Higaki, Kunihiko Hayashi, Hiroshi Kadota, Tokuzo Kiyohara, Kozo Kimura, Hideshi Nishida, Kazushi Kurata, Shigeki Fujii, Toshio Sugimura