Patents by Inventor Keiichiro Abe
Keiichiro Abe has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9318157Abstract: Various embodiments include apparatus and methods having circuitry to detect and/or assign identification information to dice arranged in a stack and coupled by conductive paths.Type: GrantFiled: March 25, 2015Date of Patent: April 19, 2016Assignee: Micron Technology, Inc.Inventors: Yutaka Ito, Keiichiro Abe
-
Publication number: 20150199997Abstract: Various embodiments include apparatus and methods having circuitry to detect and/or assign identification information to dice arranged in a stack and coupled by conductive paths.Type: ApplicationFiled: March 25, 2015Publication date: July 16, 2015Inventors: Yutaka Ito, Keiichiro Abe
-
Patent number: 9082471Abstract: Some embodiments include a voltage generator to generate a voltage to apply to a line used to access a memory cell of a memory device in which the voltage is applied to the line when the memory cell is not being accessed, and a power controller to cause the voltage to change between refresh operations of the memory device. Other embodiments including additional apparatus, systems, and methods are described.Type: GrantFiled: May 14, 2014Date of Patent: July 14, 2015Assignee: Micron Technology, Inc.Inventors: Yutaka Ito, Masayoshi Nomura, Keiichiro Abe
-
Patent number: 9042195Abstract: A memory device includes a command decoder and control interface logic. One or more external inputs, such as row and column address strobes, communicate with the command decoder through the control interface logic. A control signal is also in communication with the control interface logic. During operation of a drowsy mode in the memory device, a self-refresh signal causes the control signal to disable the external inputs. With the external inputs disabled, command hazards are reduced when exiting drowsy mode.Type: GrantFiled: November 25, 2013Date of Patent: May 26, 2015Assignee: Micron Technology, Inc.Inventors: Yutaka Ito, Masayoshi Nomura, Keiichiro Abe
-
Patent number: 8996836Abstract: Various embodiments include apparatus and methods having circuitry to detect and/or assign identification information to dice arranged in a stack and coupled by conductive paths.Type: GrantFiled: December 18, 2009Date of Patent: March 31, 2015Assignee: Micron Technology, Inc.Inventors: Yutaka Ito, Keiichiro Abe
-
Publication number: 20140247680Abstract: Some embodiments include a voltage generator to generate a voltage to apply to a line used to access a memory cell of a memory device in which the voltage is applied to the line when the memory cell is not being accessed, and a power controller to cause the voltage to change between refresh operations of the memory device. Other embodiments including additional apparatus, systems, and methods are described.Type: ApplicationFiled: May 14, 2014Publication date: September 4, 2014Applicant: Micron Technology, Inc.Inventors: Yutaka Ito, Masayoshi Nomura, Keiichiro Abe
-
Patent number: 8737155Abstract: Some embodiments include a voltage generator to generate a voltage to apply to a line used to access a memory cell of a memory device in which the voltage is applied to the line when the memory cell is not being accessed, and a power controller to cause the voltage to change during a time interval after a refresh operation of the memory device. Other embodiments including additional apparatus, systems, and methods are disclosed.Type: GrantFiled: August 19, 2011Date of Patent: May 27, 2014Assignee: Micron Technology, Inc.Inventors: Yutaka Ito, Masayoshi Nomura, Keiichiro Abe
-
Publication number: 20140078849Abstract: A memory device includes a command decoder and control interface logic. One or more external inputs, such as row and column address strobes, communicate with the command decoder through the control interface logic. A control signal is also in communication with the control interface logic. During operation of a drowsy mode in the memory device, a self-refresh signal causes the control signal to disable the external inputs. With the external inputs disabled, command hazards are reduced when exiting drowsy mode.Type: ApplicationFiled: November 25, 2013Publication date: March 20, 2014Applicant: Micron Technology, Inc.Inventors: Yutaka Ito, Masayoshi Nomura, Keiichiro Abe
-
Patent number: 8611168Abstract: A memory device includes a command decoder and control interface logic. One or more external inputs, such as row and column address strobes, communicate with the command decoder through the control interface logic. A control signal is also in communication with the control interface logic. During operation of a drowsy mode in the memory device, a self-refresh signal causes the control signal to disable the external inputs. With the external inputs disabled, command hazards are reduced when exiting drowsy mode.Type: GrantFiled: November 21, 2012Date of Patent: December 17, 2013Assignee: Micron Technology, Inc.Inventors: Yutaka Ito, Masayoshi Nomura, Keiichiro Abe
-
Patent number: 8325552Abstract: A memory device includes a command decoder and control interface logic. One or more external inputs, such as row and column address strobes, communicate with the command decoder through the control interface logic. A control signal is also in communication with the control interface logic. During operation of a drowsy mode in the memory device, a self-refresh signal causes the control signal to disable the external inputs. With the external inputs disabled, command hazards are reduced when exiting drowsy mode.Type: GrantFiled: August 31, 2011Date of Patent: December 4, 2012Assignee: Micron Technology, Inc.Inventors: Yutaka Ito, Masayoshi Nomura, Keiichiro Abe
-
Publication number: 20110317502Abstract: A memory device includes a command decoder and control interface logic. One or more external inputs, such as row and column address strobes, communicate with the command decoder through the control interface logic. A control signal is also in communication with the control interface logic. During operation of a drowsy mode in the memory device, a self-refresh signal causes the control signal to disable the external inputs. With the external inputs disabled, command hazards are reduced when exiting drowsy mode.Type: ApplicationFiled: August 31, 2011Publication date: December 29, 2011Applicant: MICRON TECHNOLOGY, INC.Inventors: Yutaka Ito, Masayoshi Nomura, Keiichiro Abe
-
Publication number: 20110299353Abstract: Some embodiments include a voltage generator to generate a voltage to apply to a line used to access a memory cell of a memory device in which the voltage is applied to the line when the memory cell is not being accessed, and a power controller to cause the voltage to change during a time interval after a refresh operation of the memory device. Other embodiments including additional apparatus, systems, and methods are disclosed.Type: ApplicationFiled: August 19, 2011Publication date: December 8, 2011Inventors: Yutaka Ito, Masayoshi Nomura, Keiichiro Abe
-
Patent number: 8014222Abstract: A memory device includes a command decoder and control interface logic. One or more external inputs, such as row and column address strobes, communicate with the command decoder through the control interface logic. A control signal is also in communication with the control interface logic. During operation of a drowsy mode in the memory device, a self-refresh signal causes the control signal to disable the external inputs. With the external inputs disabled, command hazards are reduced when exiting drowsy mode.Type: GrantFiled: June 7, 2010Date of Patent: September 6, 2011Assignee: Micron Technology, Inc.Inventors: Yutaka Ito, Masayoshi Nomura, Keiichiro Abe
-
Patent number: 8004920Abstract: Some embodiments include a voltage generator to generate a voltage to apply to a line used to access a memory cell of a memory device in which the voltage is applied to the line when the memory cell is not being accessed, and a power controller to cause the voltage to change during a time interval after a refresh operation of the memory device. Other embodiments including additional apparatus, systems, and methods are disclosed.Type: GrantFiled: May 29, 2007Date of Patent: August 23, 2011Assignee: Micron Technology, Inc.Inventors: Yutaka Ito, Masayoshi Nomura, Keiichiro Abe
-
Patent number: 7990792Abstract: Sense circuits, devices and methods are disclosed, including a sense amplifier circuit that has first and second complementary data lines and a sensing circuit. One of the data lines can be coupled to a memory cell for data sensing and the other data line can be used as reference. The sensing circuit has first and second complementary output nodes and is coupled to the data lines. In a first mode, the sensing circuit can sense a difference between a voltage on the first digit line and a voltage on the second digit line to generate a first voltage differential between the first and second output nodes. In a second mode, the sensing circuit can sense a difference between a current flow in the first digit line and a current flow in the second digit line to generate a second voltage differential between the first and second output nodes. Other sense circuits, devices and methods are also provided.Type: GrantFiled: July 2, 2010Date of Patent: August 2, 2011Assignee: Micron Technology, Inc.Inventors: Keiichiro Abe, Yukata Ito
-
Publication number: 20110148469Abstract: Various embodiments include apparatus and methods having circuitry to detect and/or assign identification information to dice arranged in a stack and coupled by conductive paths.Type: ApplicationFiled: December 18, 2009Publication date: June 23, 2011Inventors: Yutaka Ito, Keiichiro Abe
-
Publication number: 20100265782Abstract: Sense circuits, devices and methods are disclosed, including a sense amplifier circuit that has first and second complementary data lines and a sensing circuit. One of the data lines can be coupled to a memory cell for data sensing and the other data line can be used as reference. The sensing circuit has first and second complementary output nodes and is coupled to the data lines. In a first mode, the sensing circuit can sense a difference between a voltage on the first digit line and a voltage on the second digit line to generate a first voltage differential between the first and second output nodes. In a second mode, the sensing circuit can sense a difference between a current flow in the first digit line and a current flow in the second digit line to generate a second voltage differential between the first and second output nodes. Other sense circuits, devices and methods are also provided.Type: ApplicationFiled: July 2, 2010Publication date: October 21, 2010Applicant: Micron Technology, Inc.Inventors: KEIICHIRO ABE, Yukata Ito
-
Publication number: 20100238750Abstract: A memory device includes a command decoder and control interface logic. One or more external inputs, such as row and column address strobes, communicate with the command decoder through the control interface logic. A control signal is also in communication with the control interface logic. During operation of a drowsy mode in the memory device, a self-refresh signal causes the control signal to disable the external inputs. With the external inputs disabled, command hazards are reduced when exiting drowsy mode.Type: ApplicationFiled: June 7, 2010Publication date: September 23, 2010Applicant: MICRON TECHNOLOGY, INC.Inventors: Yutaka Ito, Masayoshi Nomura, Keiichiro Abe
-
Patent number: 7764558Abstract: Sense circuits, devices and methods are disclosed, including a sense amplifier circuit that has first and second complementary data lines and a sensing circuit. One of the data lines can be coupled to a memory cell for data sensing and the other data line can be used as reference. The sensing circuit has first and second complementary output nodes and is coupled to the data lines. In a first mode, the sensing circuit can sense a difference between a voltage on the first digit line and a voltage on the second digit line to generate a first voltage differential between the first and second output nodes. In a second mode, the sensing circuit can sense a difference between a current flow in the first digit line and a current flow in the second digit line to generate a second voltage differential between the first and second output nodes. Other sense circuits, devices and methods are also provided.Type: GrantFiled: May 6, 2008Date of Patent: July 27, 2010Assignee: Micron Technology, Inc.Inventors: Keiichiro Abe, Yukata Ito
-
Patent number: 7733731Abstract: A memory device includes a command decoder and control interface logic. One or more external inputs, such as row and column address strobes, communicate with the command decoder through the control interface logic. A control signal is also in communication with the control interface logic. During operation of a drowsy mode in the memory device, a self-refresh signal causes the control signal to disable the external inputs. With the external inputs disabled, command hazards are reduced when exiting drowsy mode.Type: GrantFiled: March 5, 2007Date of Patent: June 8, 2010Assignee: Micron Technology, Inc.Inventors: Yutaka Ito, Masayoshi Nomura, Keiichiro Abe