Patents by Inventor Keith A. Tilley
Keith A. Tilley has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9608587Abstract: Method embodiments are provided herein for dynamically calibrating and adjusting a direct conversion receiver system. One embodiment includes applying one or more gain control signals to one or more gain elements of a receiver system, where the applying one or more gain control signals results in a gain change to the receiver system; in response to the gain change, determining whether the receiver system exhibits a DC (direct conversion) offset; and in response to a determination that the receiver system exhibits the DC offset, applying one or more DC offset correction control signals to one or more gain elements of the receiver system, where the one or more DC offset correction signals are configured to correct the DC offset.Type: GrantFiled: June 25, 2015Date of Patent: March 28, 2017Assignee: Freescale Semiconductor, Inc.Inventors: Khurram Waheed, Steven M Bosze, Keith A Tilley, Kevin B Traylor
-
Publication number: 20160380788Abstract: Method embodiments are provided herein for dynamically calibrating and adjusting a direct conversion receiver system. One embodiment includes applying one or more gain control signals to one or more gain elements of a receiver system, where the applying one or more gain control signals results in a gain change to the receiver system; in response to the gain change, determining whether the receiver system exhibits a DC (direct conversion) offset; and in response to a determination that the receiver system exhibits the DC offset, applying one or more DC offset correction control signals to one or more gain elements of the receiver system, where the one or more DC offset correction signals are configured to correct the DC offset.Type: ApplicationFiled: June 25, 2015Publication date: December 29, 2016Inventors: KHURRAM WAHEED, STEVEN M. BOSZE, KEITH A. TILLEY, KEVIN B. TRAYLOR
-
Patent number: 8310362Abstract: A method of processing location information on a mobile device which includes a primary receiver for receiving a primary signal; a diversity receiver for receiving a diversity signal or location information; a diversity combiner which can combine primary and diversity signals to form a combined signal; and a first processing unit for processing the combined signal; the method comprising the steps of: identifying whether the device is in a location mode or a diversity mode; if the device is in location mode, disabling the diversity combiner; passing the output from the primary receiver directly to the first processing unit; and passing location information from the diversity receiver to a location processing unit.Type: GrantFiled: March 26, 2007Date of Patent: November 13, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Norman Beamish, Wayne Edwards, Aidan Murphy, Hugh O Brien, Conor O'Keeffe, Patrick Pratt, David Redmond, Daniel B Schwartz, Keith Tilley
-
Publication number: 20100117824Abstract: A method of processing location information on a mobile device which includes a primary receiver for receiving a primary signal; a diversity receiver for receiving a diversity signal or location information; a diversity combiner which can combine primary and diversity signals to form a combined signal; and a first processing unit for processing the combined signal; the method comprising the steps of: identifying whether the device is in a location mode or a diversity mode; if the device is in location mode, disabling the diversity combiner; passing the output from the primary receiver directly to the first processing unit; and passing location information from the diversity receiver to a location processing unit.Type: ApplicationFiled: March 26, 2007Publication date: May 13, 2010Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Norman Beamish, Wayne Edwrards, Aidan Murphy, Huge O Brien, Conor O'Keeffe, Patrick Pratt, David Redmond, Daniel B. Schwartz, Keith Tilley
-
Publication number: 20090044553Abstract: A display case for storing food and beverage products that evenly distributes chilled air within the display case that includes a cassette unit and a chassis that has an interior volume that is encapsulated by a front section, a rear section, a base portion and a top portion and two side portions. The chassis has one or more shelves and one or more goal posts mounted therein. The goal posts deliver chilled air to the shelves. The shelves have a bottom surface that has a plurality of impingement holes disposed therein that disperse the chilled air into the interior volume so that the chilled air blankets the top of the food and beverage products on the shelves below. The shelves may incorporate a groove in the bottom surface. Low power consumption LED lighting may be incorporated in the grove to illuminate the product on the shelf below.Type: ApplicationFiled: July 3, 2008Publication date: February 19, 2009Inventor: Keith Tilley
-
Publication number: 20050130609Abstract: A transmitter circuit (200, 400, 510) and method reduces amplitude modulation distortion in an amplifier (210). The transmitter circuit (200, 400, 510) includes a power control error data generator (230), a feedforward predistortion data generator (240), feedforward adder logic (250) and the amplifier (210). The power control error data generator (230) receives amplitude modulation data (252) and an RF coupled output signal (254) and, in response, produces power control error data (256). The feedforward predistortion data generator (240) receives the amplitude modulation data (252) and, in response, produces feedforward predistortion data (258). The feedforward adder logic (250) receives the power control error data (256) and the feedforward predistortion data (258) and, in response, produces power control data (260).Type: ApplicationFiled: December 16, 2003Publication date: June 16, 2005Applicant: Motorola, Inc.Inventors: Thomas Nagode, Peter Nanni, Louis Nigra, Greg Black, Keith Tilley
-
Patent number: 6625232Abstract: A DC offset correction method and apparatus. In a differential system, a DC offset correction loop includes a gain stage (104) having a differential input, a gain G and a differential output. A DAC circuit (130) provides a correction DC signal at the inputs to produce differential output signals Vo′ and {overscore (Vo)}′. A controller (120) corrects the DC offset by stepping the DAC circuit (130) to change the correction DC signal by an amount equal to approximately (Vo′−{overscore (Vo′)})/Gx, where GX is the gain G times the gain of the DAC expressed in volts per DAC step. A similar algorithm can be applied to single ended systems wherein a single ended VOFFSET is corrected by an amount equal to approximately VOFFSET/Gx.Type: GrantFiled: May 22, 2000Date of Patent: September 23, 2003Assignee: Motorola, Inc.Inventor: Keith A. Tilley
-
Patent number: 6414554Abstract: A receiver includes a main loop (222) having a main VCO (210) and a secondary loop (224) having a secondary VCO (216). The receiver momentarily phase locks an incoming RF signal (228), and then samples and stores a correction voltage (240) being applied to the main VCO (210). The main loop (222) is then put into a non-phase locked mode of operation and the stored correction voltage is applied through a receive automatic tuning circuit (218) to the main VCO (210) for the duration of the incoming RF signal (228). This effectively calibrates the LO frequency (230) of the receiver to the incoming RF signal frequency (228).Type: GrantFiled: March 23, 2000Date of Patent: July 2, 2002Assignee: Motorola, Inc.Inventors: Keith A. Tilley, Rajesh H. Zele, Walter H. Kehler, Jr.
-
Patent number: 6356217Abstract: A DC offset correction method and apparatus. In a DC offset correction loop (100), a DC offset is corrected using a binary search routine or any other digital or analog DC offset correction technique. In this binary search routine, the sign of the offset (138) is used to control a direction in which a digital to analog converter (DAC) (166) is stepped until the least significant bit of the DAC is set. The process is enhanced by opening up the bandwidth of the baseband filters (130) to permit the binary search to be clocked (180) at a higher clock rate. After the correction is established, the filters (130) are reset to normal operating conditions.Type: GrantFiled: February 29, 2000Date of Patent: March 12, 2002Assignee: Motorola, Inc.Inventors: Keith A. Tilley, Raul Salvi, Enrique Ferrer
-
Patent number: 6324230Abstract: A multimode fast attack automatic gain control (AGC) circuit (100) includes an analog feedback loop and a digital feedback loop. The analog feedback loop is switched into the amplifier stage (102) by a first switch (126) when dynamic control of the gain attenuation is desired. The digital feedback loop is switched into the amplifier stage when attenuation is to be adjusted periodically, such as between sequentially received time slots in a time division multiple access (TDMA) mode of communication.Type: GrantFiled: February 29, 2000Date of Patent: November 27, 2001Assignee: Motorola, Inc.Inventors: David J. Graham, Dane E. Blackburn, Raul Salvi, Keith Tilley
-
Patent number: 6317064Abstract: A DC offset correction method and apparatus. Several DC offset correction schemes including a digital binary search scheme (100), a digital slow averaging scheme (200) and an analog integration (50) scheme are provided. A controller (160) selects one or more of the correction schemes in accordance with the desired characteristics provided by each scheme.Type: GrantFiled: February 29, 2000Date of Patent: November 13, 2001Assignee: Motorola, Inc.Inventors: Enrique Ferrer, James C. Goatley, Keith A. Tilley, Raul Salvi
-
Patent number: 6225848Abstract: A DC offset correction loop (200) utilizes a sign bit generator (204), binary search stage (206), and a digital-to-analog converter (208) in its feedback path to correct for DC offsets at the input of a gain stage (202). When a correction value is obtained, it is applied and held (524) to compensate for the DC offset. When a programming event occurs (534), such as detecting an increase in DC offset beyond a threshold, detecting a significant temperature change, or passage of time, a new DC offset correction cycle is initiated.Type: GrantFiled: February 29, 2000Date of Patent: May 1, 2001Assignee: Motorola, Inc.Inventors: Keith A. Tilley, Raul Salvi, Enrique Ferrer, Atif A. Meraj, David J. Graham
-
Patent number: 6157260Abstract: A receiver includes a main loop (222) having a main VCO (210) and a secondary loop (224) having a secondary VCO (216). The receiver momentarily phase locks an incoming RF signal (228), and then samples and stores a correction voltage (240) being applied to the main VCO (210). The main loop (222) is then put into a non-phase locked mode of operation and the stored correction voltage is applied through a receive automatic tuning circuit (218) to the main VCO (210) for the duration of the incoming RF signal (228). This effectively calibrates the LO frequency (230) of the receiver to the incoming RF signal frequency (228).Type: GrantFiled: March 2, 1999Date of Patent: December 5, 2000Assignee: Motorola, Inc.Inventors: Keith A. Tilley, Rajesh H. Zele, Walter H. Kehler, Jr.
-
Patent number: 6114980Abstract: A DC offset correction loop (200) utilizes a sign bit generator (204), binary search stage (206), and a digital-to-analog converter (208) in its feedback path to correct for DC offsets at the input of a gain stage (202).Type: GrantFiled: April 13, 1999Date of Patent: September 5, 2000Assignee: Motorola, Inc.Inventors: Keith A. Tilley, Raul Salvi, Enrique Ferrer