Patents by Inventor Keith K. Chao
Keith K. Chao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6532585Abstract: The present invention is a method and apparatus for applying one-dimensional proximity correction to a piece of a mask pattern, by segmenting a first piece of a mask pattern with horizontal dividing lines into a plurality of segments, segmenting a second piece of said mask pattern with said horizontal dividing lines into a second plurality of segments, and applying proximity correction to a first segment from said first plurality of segments taking into consideration a second segment from said second plurality of segments.Type: GrantFiled: November 14, 2000Date of Patent: March 11, 2003Assignee: LSI Logic CorporationInventors: Dusan Petranovic, Ranko Scepanovic, Edwin Jones, Richard Schinella, Nicholas F. Pasch, Mario Garza, Keith K. Chao, John V. Jensen, Nicholas K. Eib
-
Patent number: 6499003Abstract: The present invention is a method and apparatus for applying proximity correction to a piece of a mask pattern, by segmenting the piece into a plurality of segments, and applying proximity correction to a first segment without taking into consideration the other segments of the piece.Type: GrantFiled: March 3, 1998Date of Patent: December 24, 2002Assignee: LSI Logic CorporationInventors: Edwin Jones, Dusan Petranovic, Ranko Scepanovic, Richard Schinella, Nicholas F. Pasch, Mario Garza, Keith K. Chao, John V. Jensen, Nicholas K. Eib
-
Publication number: 20020004714Abstract: The present invention is a method and apparatus for applying proximity correction to a piece of a mask pattern, by segmenting the piece into a plurality of segments, and applying proximity correction to a first segment without taking into consideration the other segments of the piece.Type: ApplicationFiled: March 3, 1998Publication date: January 10, 2002Inventors: EDWIN JONES, DUSAN PETRANOVIC, RANKO SCEPANOVIC, RICHARD SCHINELLA, NICHOLAS F. PASCH, MARIO GARZA, KEITH K. CHAO, JOHN V. JENSEN, NICHOLAS K. EIB
-
Patent number: 6282696Abstract: A method is disclosed for identifying regions of an integrated circuit layout design where optical proximity correction will be most useful and then performing optical proximity correction on those regions only. More specifically, the method includes the following steps: (a) analyzing an integrated circuit layout design with a design rule checker to locate features of the integrated circuit layout design meeting predefined criteria; and (b) performing optical proximity correction on the features meeting the criteria in order to generate a reticle design. The criteria employed by the design rule checker to select features include outside corners on patterns, inside corners on features, feature size, feature shape, and feature angles.Type: GrantFiled: March 9, 1999Date of Patent: August 28, 2001Assignee: LSI Logic CorporationInventors: Mario Garza, Nicholas K. Eib, John V. Jensen, Keith K. Chao
-
Patent number: 6269472Abstract: Disclosed is a method for correcting a layout design using a design rule checker. The method includes providing a layout design file having the layout design that is to be corrected for optical proximity by the design rule checker. Providing a run set to the design rule checker. The run set includes a plurality of correction values that are used to correct a plurality of features of the layout design that have a selected space dimension. Identifying each of the plurality of features that have the selected space dimension. The method further includes correcting each of the plurality of features that have the selected space dimension with one correction value of the plurality of correction values of the run set. Preferably, the run set is generated from a correction table that has the plurality of correction values.Type: GrantFiled: December 12, 1997Date of Patent: July 31, 2001Assignee: LSI Logic CorporationInventors: Mario Garza, John V. Jensen, Nicholas K. Eib, Keith K. Chao
-
Patent number: 6175953Abstract: The present invention is a method and apparatus for systematically applying proximity corrections to a mask pattern, wherein the pattern is divided into a grid of equally sized grid rectangles, an inner rectangle comprising a plurality of grid rectangles is formed, an outer rectangle comprising a second plurality of grid rectangles and the inner rectangle is formed and proximity correction is applied to the pattern contained within the inner rectangle as a function of the pattern contained within the outer rectangle.Type: GrantFiled: March 3, 1998Date of Patent: January 16, 2001Assignee: LSI Logic CorporationInventors: Ranko Scepanovic, Dusan Petranovic, Edwin Jones, Richard Schinella, Nicholas F. Pasch, Mario Garza, Keith K. Chao, John V. Jensen, Nicholas K. Eib
-
Patent number: 6174630Abstract: The present invention is a method and apparatus for applying one-dimensional proximity correction to a piece of a mask pattern, by segmenting a first piece of a mask pattern with horizontal dividing lines into a plurality of segments, segmenting a second piece of said mask pattern with said horizontal dividing lines into a second plurality of segments, and applying proximity correction to a first segment from said first plurality of segments taking into consideration a second segment from said second plurality of segments.Type: GrantFiled: March 3, 1998Date of Patent: January 16, 2001Assignee: LSI Logic CorporationInventors: Dusan Petranovic, Ranko Scepanovic, Edwin Jones, Richard Schinella, Nicholas F. Pasch, Mario Garza, Keith K. Chao, John V. Jensen, Nicholas K. Eib
-
Patent number: 6157087Abstract: Provided is a method and composition for protecting alignment mark trench walls from attack by CMP slurry accumulating in an alignment mark trench during CMP processing. In a preferred embodiment, a metal organic chemical vapor deposition titanium nitride (MOCVDTiN) layer is deposited over a conventionally applied bulk tungsten layer prior to commencing CMP operations. This MOCVDTiN layer is resistant to CMP slurry attack. As a result, the tungsten trench profile remains a consistent and reliable alignment mark.Type: GrantFiled: April 12, 1999Date of Patent: December 5, 2000Assignee: LSI Logic CorporationInventors: Joe W. Zhao, Shumay X. Dou, Keith K. Chao
-
Patent number: 6081659Abstract: A method of simulating a masking process in which a process simulator is used to produce an aerial image. The simulator is configured to receive input information. The input information includes a digital representation of a patterned mask and a data set. Each element of the data set corresponds to one of a plurality of parameters associated with the masking process. The simulator is configured to produce an aerial image based upon the input information. The aerial image represents the simulator estimation of a pattern that would be produced by the masking process using the patterned mask under conditions specified by the data set. The method further includes the step of supplying the input information to the simulator to produce the aerial image. A first data base is then generated from the aerial image. The first data base is a digital representation of the aerial image. Thereafter, the pattern is produced on a semiconductor substrate using the masking process and the patterned mask.Type: GrantFiled: April 26, 1999Date of Patent: June 27, 2000Assignee: LSI Logic CorporationInventors: Mario Garza, Keith K. Chao
-
Patent number: 6078738Abstract: A method of simulating a masking process in which a process simulator is used to produce an aerial image. The simulator is configured to receive input information. The input information includes a digital representation of a patterned mask and a data set. Each element of the data set corresponds to one of a plurality of parameters associated with the masking process. The simulator is configured to produce an aerial image based upon the input information. The aerial image represents the simulator estimation of a pattern that would be produced by the masking process using the patterned mask under conditions specified by the data set. The method further includes the step of supplying the input information to the simulator to produce the aerial image. A first data base is then generated from the aerial image. The first data base is a digital representation of the aerial image. Thereafter, the pattern is produced on a semiconductor substrate using the masking process and the patterned mask.Type: GrantFiled: May 8, 1997Date of Patent: June 20, 2000Assignee: LSI Logic CorporationInventors: Mario Garza, Keith K. Chao
-
Patent number: 6060787Abstract: Provided is a method and composition for reducing the rate of, and rendering more uniform the oxidation of alignment mark trench side walls by CMP slurry accumulating in an alignment mark trench during CMP processing. In a preferred embodiment, a nucleation layer of tungsten having an equiaxed grain structure with fine grain size and conformity is deposited over a conventionally applied bulk tungsten layer prior to commencing CMP operations. The fine grain size and equiaxed grain structure of this nucleation layer make it more resistant and more uniform in response to slurry attack. As a result, the tungsten trench profile remains a consistent and reliable alignment mark.Type: GrantFiled: July 27, 1999Date of Patent: May 9, 2000Assignee: LSI Logic CorporationInventors: Joe W. Zhao, Shumay X. Dou, Keith K. Chao
-
Patent number: 5981352Abstract: Provided is a method and composition for reducing the rate of, and rendering more uniform the oxidation of alignment mark trench side walls by CMP slurry accumulating in an alignment mark trench during CMP processing. In a preferred embodiment, a nucleation layer of tungsten having an equiaxed grain structure with fine grain size and conformity is deposited over a conventionally applied bulk tungsten layer prior to commencing CMP operations. The fine grain size and equiaxed grain structure of this nucleation layer make it more resistant and more uniform in response to slurry attack. As a result, the tungsten trench profile remains a consistent and reliable alignment mark.Type: GrantFiled: September 8, 1997Date of Patent: November 9, 1999Assignee: LSI Logic CorporationInventors: Joe W. Zhao, Shumay X. Dou, Keith K. Chao
-
Patent number: 5966613Abstract: Provided is a method and composition for protecting alignment mark trench walls from attack by CMP slurry accumulating in an alignment mark trench during CMP processing. In a preferred embodiment, a metal organic chemical vapor deposition titanium nitride (MOCVDTiN) layer is deposited over a conventionally applied bulk tungsten layer prior to commencing CMP operations. This MOCVDTiN layer is resistant to CMP slurry attack. As a result, the tungsten trench profile remains a consistent and reliable alignment mark.Type: GrantFiled: September 8, 1997Date of Patent: October 12, 1999Assignee: LSI CorporationInventors: Joe W. Zhao, Shumay X. Dou, Keith K. Chao
-
Patent number: 5900338Abstract: A method is disclosed for identifying regions of an integrated circuit layout design where optical proximity correction will be most useful and then performing optical proximity correction on those regions only. More specifically, the method includes the following steps: (a) analyzing an integrated circuit layout design with a design rule checker to locate features of the integrated circuit layout design meeting predefined criteria; and (b) performing optical proximity correction on the features meeting the criteria in order to generate a reticle design. The criteria employed by the design rule checker to select features include outside corners on patterns, inside corners on features, feature size, feature shape, and feature angles.Type: GrantFiled: August 15, 1997Date of Patent: May 4, 1999Assignee: LSI Logic CorporationInventors: Mario Garza, Nicholas K. Eib, John V. Jensen, Keith K. Chao
-
Patent number: 5804340Abstract: A method of inspecting a photomask for use in photolithography which accounts for the rounding of corners of features that occurs during manufacture of the photomask. A data tape used in the preparation of the photomask is first provided. An inspection tape is then prepared by modifying the data on the data tape to account for rounding of the features during preparation of the photomask. Finally, an inspection device is used to compare features on the photomask to data on the inspection tape corresponding to such features.Type: GrantFiled: December 23, 1996Date of Patent: September 8, 1998Assignee: LSI Logic CorporationInventors: Mario Garza, Keith K. Chao
-
Patent number: 5723233Abstract: A photolithography optical proximity correction method for mask layouts (e.g., reticle masks) is disclosed. The method includes performing pattern recognition on a layout design to identify locations of feature edges with respect to other feature edges in the layout design. The method further includes obtaining an optical proximity correction for at least one of the feature edges by evaluating one or more non-linear mathematical expressions for optical proximity correction at the location of that edge with respect to other feature edges.Type: GrantFiled: February 27, 1996Date of Patent: March 3, 1998Assignee: LSI Logic CorporationInventors: Mario Garza, Nicholas K. Eib, Keith K. Chao
-
Patent number: 5705301Abstract: A method is disclosed for identifying regions of an integrated circuit layout design where optical proximity correction will be most useful and then performing optical proximity correction on those regions only. More specifically, the method includes the following steps: (a) analyzing an integrated circuit layout design with a design role checker to locate features of the integrated circuit layout design meeting predefined criteria; and (b) performing optical proximity correction on the features meeting the criteria in order to generate a reticle design. The criteria employed by the design role checker to select features include outside corners on patterns, inside corners on features, feature size, feature shape, and feature angles.Type: GrantFiled: February 27, 1996Date of Patent: January 6, 1998Assignee: LSI Logic CorporationInventors: Mario Garza, Nicholas K. Eib, John V. Jensen, Keith K. Chao