Patents by Inventor Kelvin E. McCollough
Kelvin E. McCollough has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11133793Abstract: Various embodiments provide for phase interpolators with phase adjusters to provide step resolution, which can be used with a circuit such as a data serializer/deserializer circuit. In particular, for some embodiments, a phase interpolator is coupled to a phase adjuster, where the combination of the phase interpolator and the phase adjuster is configured to interpolate between phases in phase adjustment steps at a phase adjustment step resolution. For such embodiments, the phase adjustment step resolution of the steps is achieved by controlling the phase interpolator and the phase adjuster.Type: GrantFiled: December 1, 2020Date of Patent: September 28, 2021Assignee: Cadence Design Systems, Inc.Inventors: Scott David Huss, Loren B. Reiss, Christopher George Moscone, Kelvin E. McCollough
-
Patent number: 6242956Abstract: A hybrid phase locked loop employs both analog and digital circuitry. A digital to analog converter (DAC) provides a current output signal in conjunction with a current controlled oscillator (ICO). The hybrid phase locked loop employs the digital circuitry, among other reasons, to assist in generating an optimal feedback frequency signal before the loop of the hybrid phase locked loop is closed. The hybrid phase locked loop intelligently employs appropriate switching in strategically placed portions of the hybrid phase locked loop to ensure stable operation once the loop of the hybrid phase locked loop is closed. The hybrid phase locked loop employs baseline components in certain embodiments of the invention. These baseline components are those whose component values may vary significantly as a function of operating conditions, environmental perturbations, and which have relatively relaxed tolerances/precisions.Type: GrantFiled: October 22, 1999Date of Patent: June 5, 2001Assignee: Motorola, Inc.Inventors: Kelvin E. McCollough, Boaz Kochman
-
Patent number: 6229400Abstract: In accordance with the present invention, a frequency modulating phase-locked-loop (FMPLL) (100) architecture is implemented. The frequency of the FMPLL (100) is controlled using a current controlled oscillator (ICO) (126). The ICO (126) receives a current signal incorporating feedback to maintain a fixed gain. The ICO (126) associated with the FMPLL (100) establishes a predictable change in the output frequency for a given change in its input controlled current (ICTL). Relying upon this fixed gain, a frequency shift can be created by summing in an additional delta current (IMOD) to the input control current. By periodically varying the magnitude of the current IMOD, a frequency modulated clock is produced at the output of the ICO 126. The magnitude of IMOD controls the amount of frequency shift of the frequency modulated clock. By providing an IMOD signal which is proportional to the generated system frequency, a frequency shift proportional to the average, or center, frequency is produced.Type: GrantFiled: October 22, 1999Date of Patent: May 8, 2001Assignee: Motorola Inc.Inventors: Kelvin E. McCollough, James John Caserta
-
Patent number: 6160861Abstract: In accordance with the present invention, a frequency modulating phase-locked-loop (FMPLL) (100) architecture is implemented. The frequency of the FMPLL (100) is controlled using a current controlled oscillator (ICO) (126). The ICO (126) receives a current signal incorporating feedback to maintain a fixed gain. The ICO (126) associated with the FMPLL (100) establishes a predictable change in the output frequency for a given change in its input controlled current (ICTL). Relying upon this fixed gain, a frequency shift can be created by summing in an additional delta current (IMOD) to the input control current. By periodically varying the magnitude of the current IMOD, a frequency modulated clock is produced at the output of the ICO 126. The magnitude of IMOD controls the amount of frequency shift of the frequency modulated clock. By providing an IMOD signal which is proportional to the generated system frequency, a frequency shift proportional to the average, or center, frequency is produced.Type: GrantFiled: October 22, 1999Date of Patent: December 12, 2000Assignee: Motorola, Inc.Inventor: Kelvin E. McCollough
-
Patent number: 5903748Abstract: Under software control, a loss of clock detect circuit (24) can be enabled to detect loss of clock. A plurality of different clock signals, including the input reference clock (34) to the PLL (12) and the feedback (36) from the PLL (12), are monitored by the loss of clock circuit (24). When the currently selected system clock (38) signal is lost, a control circuit (28) can select an optimal back-up clocking mode based on which clock signals were lost. One such selectable mode is to utilize the input reference clock (34) directly instead of the PLL (12). Another such selectable mode is to utilize the PLL (12) in a self-clocked mode to provide the system clock (38).Type: GrantFiled: August 18, 1997Date of Patent: May 11, 1999Assignee: Motorola Inc.Inventors: Kelvin E. McCollough, Javier Saldana, Pamela Daniel
-
Patent number: 5410270Abstract: The present invention provides a circuit (10) and method for sampling a single-ended signal and then converting the single-ended signal to a differential signal. After the single-ended signal is converted to a differential signal, then the offset voltage and low frequency noise of an operational amplifier (38) are subtracted from the differential signal using analog techniques. The subtraction operation effectively removes an operational amplifier's offset voltage and a low frequency noise from being a source of error in the differential output signal of the circuit.Type: GrantFiled: February 14, 1994Date of Patent: April 25, 1995Assignee: Motorola, Inc.Inventors: Mathew A. Rybicki, Kelvin E. McCollough
-
Patent number: 5404386Abstract: A data processing system (10) includes a programmable clock signal for an analog converter (28). A duty cycle of the programmable clock signal is programmed by an external user in a prescaler rate selection register (16). A counter subsequently counts for a first period of time corresponding to a phase in which the programmable clock signal is asserted. The counter then counts for a second period of time corresponding to a phase in which the programmable clock signal is negated. By allowing the user to program and modify the duty cycle of the programmable clock signal, the performance of the analog converter (28) may be optimized without constraining the requirements of an external system clock.Type: GrantFiled: November 26, 1993Date of Patent: April 4, 1995Assignee: Motorola, Inc.Inventors: Kelvin E. McCollough, Jules D. Campbell, Jr., Colleen M. Collins, Cheri L. Harrington
-
Patent number: 5359294Abstract: A charge-balanced switched-capacitor circuit (50, 61) includes two capacitors (53, 54/72, 73) which are equalized by being connected in parallel during a first time period. This equalization cancels any mismatch in either capacitor (53, 54/72, 73) which would tend to affect an associated common-mode voltage. During a second time period, the two capacitors (53, 54/72, 73) are connected in series between two signal lines (42, 43). In one embodiment, the switched-capacitor circuit (50) forms a common-mode feedback sensing circuit by providing a common-mode feedback voltage to a fully-differential amplifier (41) at a common interconnection point of the two capacitors (53, 54). This embodiment draws no DC current, and thus prevents harmonic distortion of an output signal on the two signal lines when using a slew-rate limited amplifier (41). In another embodiment, the switched-capacitor circuit (61) functions as an input sampler at an input of a switched-capacitor amplifier circuit (60).Type: GrantFiled: October 5, 1993Date of Patent: October 25, 1994Assignee: Motorola, Inc.Inventors: Jeffrey D. Ganger, Kelvin E. McCollough, Jules D. Campbell, Jr
-
Patent number: 5281867Abstract: A sampling circuit (10, 10') selectively samples, stores and provides multiple output signals with a single amplifier (30). A sampling capacitor (20, 28) is used for each input channel. In order to minimize crosstalk between the multiple channels, each sampling capacitor is selectively electrically isolated from an input of the single amplifier by a switch (18, 25). Each sampling capacitor is further selectively electrically isolated from an output of the single amplifier by another switch (19, 26). A switch structure (50, 52, 54) which is guard ring protected may be used at the input of each channel to further minimize crosstalk errors.Type: GrantFiled: February 23, 1993Date of Patent: January 25, 1994Assignee: Motorola, Inc.Inventors: Jules D. Campbell, Jr., Kelvin E. McCollough