Patents by Inventor Ken Oowada
Ken Oowada has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140247666Abstract: Improving endurance for non-volatile memory by dynamic erase depth is disclosed. A group of memory cells are erased. Then, at least some of the erased memory cells are programmed. Programming the memory cells typically impacts the erase threshold distribution of those memory cells that were intended to stay erased. The erase depth of the next erase can be adjusted based on how the program operation affects the erase threshold distribution. As one example, the upper tail of the erase distribution is measured after programming. The higher the upper tail, the shallower the next erase, in one embodiment. This helps to improve endurance. In one embodiment, the erase depth is adjusted by determining a suitable erase verify level. Rather than (or in addition to) adjusting the erase verify level, the number of erase pulses that are performed after erase verify passes can be adjusted to adjust the erase depth.Type: ApplicationFiled: March 3, 2014Publication date: September 4, 2014Applicant: SanDisk Technologies, Inc.Inventors: Deepanshu Dutta, Chun-Hung Lai, Shih-Chung Lee, Ken Oowada, Masaaki Higashitani
-
Patent number: 8811091Abstract: A nonvolatile memory with a multi-pass programming scheme enables a page of multi-level memory cells to be programmed with reduced floating-gate to floating-gate perturbations (Yuping effect). The memory cells operate within a common threshold voltage range or window, which is partitioned into multiple bands to denote a series of increasingly programmed states. The series is divided into two halves, a lower set and a higher set. The memory cells are programmed in a first, coarse programming pass such that the memory cells of the page with target states from the higher set are programmed to a staging area near midway in the threshold window. In particular, they are programmed closer to their targeted destinations than previous schemes, without incurring much performance penalty. Subsequent passes will then complete the programming more quickly. Yuping effect is reduced since the threshold voltage change in subsequent passes are reduced.Type: GrantFiled: December 16, 2011Date of Patent: August 19, 2014Assignee: Sandisk Technologies, Inc.Inventors: Yan Li, Cynthia Hsu, Ken Oowada
-
Publication number: 20140219027Abstract: Programming accuracy is increased for select gate transistors and memory cells by using a dynamic verify voltage which increases from an initial level to a final level during a programming operation. Faster-programming transistors are locked out from programming before slower-programming transistors, but experience program disturb which increases their threshold voltage to a common level with the slower-programming transistors at the conclusion of the programming operation. For programming of memory cells to different target data states, an offset between the initial and final verify levels can be different for each data state. In one approach, the offset is greater for lower target data states. The increases in the dynamic verify voltage can be progressively smaller with each subsequent program-verify iteration of the programming operation. The start of the increase can be adapted to the programming progress or can be at a predetermined program-verify iteration.Type: ApplicationFiled: February 5, 2013Publication date: August 7, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: Yingda Dong, Cynthia Hsu, Masaaki Higashitani, Ken Oowada
-
Publication number: 20140211568Abstract: Upon selecting non-volatile storage elements to be sensed, the system obtains information about the position of these non-volatile storage elements, determines sensing parameters based at least in part on this information, pre-charges a charge storage device and, while maintaining the voltage level of the bit lines of these memory cells at a constant value, applies a reference signal to these non-volatile storage elements for a certain duration of time, afterwards determining whether, for the certain duration of time, the current conducted by these non-volatile storage elements exceeds a predetermined value.Type: ApplicationFiled: January 30, 2013Publication date: July 31, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: Man L. Mui, Teruhiko Kamei, Yingda Dong, Ken Oowada, Yosuke Kato, Fumitoshi Ito, Seungpil Lee
-
Patent number: 8787088Abstract: In connection with an erase operation of a block of non-volatile storage elements, a determination is made as to whether the block is partially but not fully programmed. A degree of partial programming can be determined by a pre-erase read operation which determines a highest programmed word line, or which determines whether there is a programmed storage element in a subset of word lines above a small subset of source side word lines. Since a partially programmed block will pass an erase-verify test more easily than a fully programmed block, a measure is taken to ensure that the block is sufficiently deeply erased. In one approach, an erase-verify test is made stricter by adjusting a sensing parameter when the block is partially programmed. In another approach, the block can be programmed before being erased. Or, an extra erase pulse which is not followed by an erase-verify test can be applied.Type: GrantFiled: June 29, 2012Date of Patent: July 22, 2014Assignee: SanDisk Technologies Inc.Inventors: Deepanshu Dutta, Ken Oowada, Koichi Nishimura, Yingda Dong
-
Publication number: 20140185382Abstract: Techniques are disclosed herein for erasing non-volatile storage elements. A sequence of increasing erase voltages may be applied to a substrate. The select line may be floated and many of the word lines may be held at a low voltage (e.g., close to 0V). However, the voltage applied to an edge word may be increased in magnitude relative to a previous voltage applied to the edge word line for at least a portion of the sequence of erase voltages. The edge word line could be the word line that is immediately adjacent to the select line. The increasing voltage applied to the edge word line may prevent or reduce damage to oxides between the select line and edge word line. It may also help to regulate the e-field across a tunnel oxide of memory cells on the edge word line.Type: ApplicationFiled: January 2, 2013Publication date: July 3, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: Ken Oowada, Deepanshu Dutta
-
Patent number: 8755234Abstract: A non-volatile storage system that performs programming and reading processes. The programming process includes coarse/fine programming and verify operations. Programming is verified by testing for two different threshold voltage levels while applying the same voltage level to the control gate of a memory cell by testing for current levels through the memory cells and adjusting the current levels tested for based on current temperature such that the difference between the two effective tested threshold voltage levels remains constant over temperature variation.Type: GrantFiled: October 7, 2013Date of Patent: June 17, 2014Assignee: SanDisk Technologies Inc.Inventors: Ken Oowada, Yingda Dong, Gerrit Jan Hemink, Man Lung Mui, Hao Nguyen, Seungpil Lee, Jong Park, Fanglin Zhang
-
Patent number: 8743615Abstract: Read compensation for partially programmed blocks of non-volatile storage is provided. In partially programmed blocks, the threshold voltage distributions may be shifted down relative to their final positions. Upon receiving a request to read a page that is stored in a block, a determination may be made whether the block is partially programmed. If so, then a suitable compensation may be made when reading the requested page. This compensation may compensate for the non-volatile storage elements (or pages) in the block that have not yet been programmed. The amount of compensation may be based on the amount of interference that would be caused to the requested page by later programming of the other pages. The compensation may compensate for shifts in threshold voltage distributions of the requested page that would occur from later programming of other pages.Type: GrantFiled: August 22, 2011Date of Patent: June 3, 2014Assignee: SanDisk Technologies Inc.Inventors: Dana Lee, Ken Oowada
-
Publication number: 20140119126Abstract: A program operation for a set of non-volatile storage elements. A count is maintained of a number of program pulses which are applied to an individual storage element in a slow programming mode, and an associated bit line voltage is adjusted based on the count. Different bit line voltages can be used, having a common step size or different steps sizes. As a result, the change in threshold voltage of the storage element within the slow programming mode, with each program pulse can be made uniform, resulting in improved programming accuracy. Latches maintain the count of program pulses experienced by the associated storage element, while in the slow programming mode. The storage element is in a fast programming mode when its threshold voltage is below a lower verify level, and in the slow programming mode when its threshold voltage is between the lower verify level and a higher verify level.Type: ApplicationFiled: October 25, 2012Publication date: May 1, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: Deepanshu Dutta, Ken Oowada, Masaaki Higashitani, Man L. Mui
-
Publication number: 20140036601Abstract: A non-volatile storage system that performs programming and reading processes. The programming process includes coarse/fine programming and verify operations. Programming is verified by testing for two different threshold voltage levels while applying the same voltage level to the control gate of a memory cell by testing for current levels through the memory cells and adjusting the current levels tested for based on current temperature such that the difference between the two effective tested threshold voltage levels remains constant over temperature variation.Type: ApplicationFiled: October 7, 2013Publication date: February 6, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: Ken Oowada, Yingda Dong, Gerrit Jan Hemink, Man Lung Mui, Hao Nguyen, Seungpil Lee, Jong Park, Fanglin Zhang
-
Publication number: 20140003147Abstract: In connection with an erase operation of a block of non-volatile storage elements, a determination is made as to whether the block is partially but not fully programmed. A degree of partial programming can be determined by a pre-erase read operation which determines a highest programmed word line, or which determines whether there is a programmed storage element in a subset of word lines above a small subset of source side word lines. Since a partially programmed block will pass an erase-verify test more easily than a fully programmed block, a measure is taken to ensure that the block is sufficiently deeply erased. In one approach, an erase-verify test is made stricter by adjusting a sensing parameter when the block is partially programmed. In another approach, the block can be programmed before being erased. Or, an extra erase pulse which is not followed by an erase-verify test can be applied.Type: ApplicationFiled: June 29, 2012Publication date: January 2, 2014Inventors: Deepanshu Dutta, Ken Oowada, Koichi Nishimura, Yingda Dong
-
Patent number: 8582381Abstract: A non-volatile storage system that performs programming and reading processes. The programming process includes coarse/fine programming and verify operations. Programming is verified by testing for two different threshold voltage levels while applying the same voltage level to the control gate of a memory cell by testing for current levels through the memory cells and adjusting the current levels tested for based on current temperature such that the difference between the two effective tested threshold voltage levels remains constant over temperature variation.Type: GrantFiled: February 23, 2012Date of Patent: November 12, 2013Assignee: Sandisk Technologies, Inc.Inventors: Ken Oowada, Yingda Dong, Gerrit Jan Hemink, Man Lung Mui, Hao Nguyen, Seungpil Lee, Jong Park, Fanglin Zhang
-
Publication number: 20130279263Abstract: A group of memory cells of a nonvolatile memory is programmed in parallel in a programming pass with a minimum of verify steps from an erased state to respective target states by a staircase waveform. The memory states are demarcated by a set of increasing demarcation threshold values (V1, . . . , VN). Initially in the programming pass, the memory cells are verified relative to a test reference threshold value. This test reference threshold has a value offset past a designate demarcation threshold value Vi among the set by a predetermined margin. The overshoot of each memory cell when programmed past Vi, to be more or less than the margin can be determined. Accordingly, memory cells found to have an overshoot more than the margin are counteracted by having their programming rate slowed down in a subsequent portion of the programming pass so as to maintain a tighter threshold distribution.Type: ApplicationFiled: June 24, 2013Publication date: October 24, 2013Inventors: Yingda Dong, Ken Oowada, Cynthia Hsu
-
Publication number: 20130223155Abstract: A non-volatile storage system that performs programming and reading processes. The programming process includes coarse/fine programming and verify operations. Programming is verified by testing for two different threshold voltage levels while applying the same voltage level to the control gate of a memory cell by testing for current levels through the memory cells and adjusting the current levels tested for based on current temperature such that the difference between the two effective tested threshold voltage levels remains constant over temperature variation.Type: ApplicationFiled: February 23, 2012Publication date: August 29, 2013Inventors: Ken Oowada, Yingda Dong, Gerrit Jan Hemink, Man Lung Mui, Hao Nguyen, Seungpil Lee, Jong Park, Fanglin Zhang
-
Patent number: 8472257Abstract: A group of memory cells of a nonvolatile memory is programmed in parallel in a programming pass with a minimum of verify steps from an erased state to respective target states by a staircase waveform. The memory states are demarcated by a set of increasing demarcation threshold values (V1, . . . , VN). Initially in the programming pass, the memory cells are verified relative to a test reference threshold value. This test reference threshold has a value offset past a designate demarcation threshold value Vi among the set by a predetermined margin. The overshoot of each memory cell when programmed past Vi, to be more or less than the margin can be determined. Accordingly, memory cells found to have an overshoot more than the margin are counteracted by having their programming rate slowed down in a subsequent portion of the programming pass so as to maintain a tighter threshold distribution.Type: GrantFiled: March 24, 2011Date of Patent: June 25, 2013Assignee: SanDisk Technologies Inc.Inventors: Yingda Dong, Ken Oowada, Cynthia Hsu
-
Publication number: 20130155769Abstract: A nonvolatile memory with a multi-pass programming scheme enables a page of multi-level memory cells to be programmed with reduced floating-gate to floating-gate perturbations (Yuping effect). The memory cells operate within a common threshold voltage range or window, which is partitioned into multiple bands to denote a series of increasingly programmed states. The series is divided into two halves, a lower set and a higher set. The memory cells are programmed in a first, coarse programming pass such that the memory cells of the page with target states from the higher set are programmed to a staging area near midway in the threshold window. In particular, they are programmed closer to their targeted destinations than previous schemes, without incurring much performance penalty. Subsequent passes will then complete the programming more quickly. Yuping effect is reduced since the threshold voltage change in subsequent passes are reduced.Type: ApplicationFiled: December 16, 2011Publication date: June 20, 2013Inventors: Yan Li, Cynthia Hsu, Ken Oowada
-
Publication number: 20130051148Abstract: Read compensation for partially programmed blocks of non-volatile storage is provided. In partially programmed blocks, the threshold voltage distributions may be shifted down relative to their final positions. Upon receiving a request to read a page that is stored in a block, a determination may be made whether the block is partially programmed. If so, then a suitable compensation may be made when reading the requested page. This compensation may compensate for the non-volatile storage elements (or pages) in the block that have not yet been programmed. The amount of compensation may be based on the amount of interference that would be caused to the requested page by later programming of the other pages. The compensation may compensate for shifts in threshold voltage distributions of the requested page that would occur from later programming of other pages.Type: ApplicationFiled: August 22, 2011Publication date: February 28, 2013Inventors: Dana Lee, Ken Oowada
-
Publication number: 20120243323Abstract: A group of memory cells of a nonvolatile memory is programmed in parallel in a programming pass with a minimum of verify steps from an erased state to respective target states by a staircase waveform. The memory states are demarcated by a set of increasing demarcation threshold values (V1, . . . , VN). Initially in the programming pass, the memory cells are verified relative to a test reference threshold value. This test reference threshold has a value offset past a designate demarcation threshold value Vi among the set by a predetermined margin. The overshoot of each memory cell when programmed past Vi, to be more or less than the margin can be determined. Accordingly, memory cells found to have an overshoot more than the margin are counteracted by having their programming rate slowed down in a subsequent portion of the programming pass so as to maintain a tighter threshold distribution.Type: ApplicationFiled: March 24, 2011Publication date: September 27, 2012Inventors: Yingda Dong, Ken Oowada, Cynthia Hsu
-
Patent number: 8218366Abstract: A system for programming non-volatile storage is proposed that reduces the impact of interference from the boosting of neighbors. Memory cells are divided into two or more groups. In one example, the memory cells are divided into odd and even memory cells; however, other groupings can also be used. Prior to a first trigger, a first group of memory cells are programmed together with a second group of memory cells using a programming signal that increases over time. Subsequent to the first trigger and prior to a second trigger, the first group of memory cells are programmed separately from the second group of memory cells using a programming signal that has been lowered in magnitude in response to the first trigger. Subsequent to the second trigger, the first group of memory cells are programmed together with the second group of memory cells with the programming signal being raised in response to the second trigger.Type: GrantFiled: April 18, 2010Date of Patent: July 10, 2012Assignee: SanDisk Technologies Inc.Inventors: Yingda Dong, Shih-Chung Lee, Ken Oowada
-
Patent number: 8218367Abstract: When erasing non-volatile storage, a verification process is used between erase operations to determine whether the non-volatile storage has been successfully erased. The verification process includes separately performing verification for different subsets of the non-volatile storage elements.Type: GrantFiled: June 7, 2011Date of Patent: July 10, 2012Assignee: SanDisk Technologies Inc.Inventors: Gerrit Jan Hemink, Shih-Chung Lee, Toru Miwa, Yupin Fong, Jun Wan, Ken Oowada