Patents by Inventor Kenichi Eriguchi
Kenichi Eriguchi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11605716Abstract: The present invention provides a nitride semiconductor substrate suitable for a high frequency device. The nitride semiconductor substrate has a substrate, a buffer layer made of group 13 nitride semiconductors, and an active layer made of group 13 nitride semiconductors in this order, wherein the substrate is composed of a first substrate made of polycrystalline aluminum nitride, and a second substrate made of Si single crystal having a specific resistance of 100 ?·cm or more, formed on the first substrate, the average particle size of AlN constituting the first substrate is 3 to 9 ?m, and preferably, the second substrate grown by the MCZ method has an oxygen concentration of 1E+18 to 9E+18 atoms/cm3 and a specific resistance of 100 to 1000 ?·cm.Type: GrantFiled: November 11, 2020Date of Patent: March 14, 2023Assignee: COORSTEK KKInventors: Hiroshi Oishi, Jun Komiyama, Yoshihisa Abe, Kenichi Eriguchi
-
Patent number: 11201217Abstract: The characteristic of Fe-doped HEMTs is improved. The invention provides a nitride semiconductor substrate having a substrate, a buffer layer made of nitride semiconductors on the substrate, and an active layer composed of nitride semiconductor layers on the buffer layer; the buffer layer containing Fe, the Fe having a concentration profile in which the Fe concentration increases monotonically and gradually in the thickness direction of the buffer layer from an interface between the substrate and the buffer layer, has a maximum value within 2×1017 to 1.1×1020 atoms/cm3 inclusive, and decreases monotonically and gradually toward an interface between the buffer layer and the active layer, and the point of the maximum value being within ±50 nm from the midpoint in the thickness direction of the buffer layer, and being 500 nm or more away from the interface between the buffer layer and the active layer.Type: GrantFiled: July 13, 2020Date of Patent: December 14, 2021Assignee: COORSTEK KKInventors: Kenichi Eriguchi, Yoshihisa Abe, Jun Komiyama
-
Publication number: 20210184004Abstract: The present invention provides a nitride semiconductor substrate suitable for a high frequency device. The nitride semiconductor substrate has a substrate, a buffer layer made of group 13 nitride semiconductors, and an active layer made of group 13 nitride semiconductors in this order, wherein the substrate is composed of a first substrate made of polycrystalline aluminum nitride, and a second substrate made of Si single crystal having a specific resistance of 100 ?·cm or more, formed on the first substrate, the average particle size of AlN constituting the first substrate is 3 to 9 ?m, and preferably, the second substrate grown by the MCZ method has an oxygen concentration of 1E+18 to 9E+18 atoms/cm3 and a specific resistance of 100 to 1000 ?·cm.Type: ApplicationFiled: November 11, 2020Publication date: June 17, 2021Applicant: CoorsTek KKInventors: Hiroshi OISHI, Jun KOMIYAMA, Yoshihisa ABE, Kenichi ERIGUCHI
-
Publication number: 20210028284Abstract: The characteristic of Fe-doped HEMTs is improved. The invention provides a nitride semiconductor substrate having a substrate, a buffer layer made of nitride semiconductors on the substrate, and an active layer composed of nitride semiconductor layers on the buffer layer; the buffer layer containing Fe, the Fe having a concentration profile in which the Fe concentration increases monotonically and gradually in the thickness direction of the buffer layer from an interface between the substrate and the buffer layer, has a maximum value within 2×1017 to 1.1×1020 atoms/cm3 inclusive, and decreases monotonically and gradually toward an interface between the buffer layer and the active layer, and the point of the maximum value being within ±50 nm from the midpoint in the thickness direction of the buffer layer, and being 500 nm or more away from the interface between the buffer layer and the active layer.Type: ApplicationFiled: July 13, 2020Publication date: January 28, 2021Applicant: CoorsTek KKInventors: Kenichi ERIGUCHI, Yoshihisa ABE, Jun KOMIYAMA
-
Patent number: 10825895Abstract: A nitride semiconductor substrate can effectively reduce leakage current in the vertical direction. The nitride semiconductor substrate comprises a buffer layer and an operation layer, both of which are made of nitride semiconductor, deposited on a silicon single crystal substrate, wherein the buffer layer comprises a single-layered first initial layer in contact with the silicon single crystal layer, and a single-layered second initial layer in contact with the first initial layer, the first initial layer is made of AlN, the second initial layer is made of AlzGa1-zN (0.12?z?0.65), and in an X-Y graph where the X-axis denotes z×100 and the Y-axis denotes carbon concentration in the second initial layer, X ranges from 12 to 65 and Y is within a range between Y=1E+17×exp(?0.05×X) and Y=1E+21×exp(?0.05×X).Type: GrantFiled: October 9, 2019Date of Patent: November 3, 2020Assignee: COORSTEK KKInventors: Yoshihisa Abe, Kenichi Eriguchi, Jun Komiyama
-
Publication number: 20200194580Abstract: Provided is a nitride semiconductor structure capable of preventing deterioration of transistor characteristics caused by diffusion of a P-type conductive element by using an extremely simple configuration, instead of introducing a diffusion suppression layer. A nitride semiconductor substrate comprises at least a layered structure made of group 13 nitride semiconductors, wherein a first layer, a second layer having a wider band gap than the first layer, and a third layer containing a P-type conductive impurity at a concentration of 5E+18 atoms/cc or more are stacked in this order in the layered structure, and a maximum concentration of P-type conductive impurity in the first layer is 10% or less of the concentration of P-type conductive impurity in the third layer.Type: ApplicationFiled: November 27, 2019Publication date: June 18, 2020Applicant: CoorsTek KKInventors: Yoshihisa ABE, Kenichi ERIGUCHI, Jun KOMIYAMA
-
Publication number: 20200194545Abstract: A nitride semiconductor substrate can effectively reduce leakage current in the vertical direction. The nitride semiconductor substrate comprises a buffer layer and an operation layer, both of which are made of nitride semiconductor, deposited on a silicon single crystal substrate, wherein the buffer layer comprises a single-layered first initial layer in contact with the silicon single crystal layer, and a single-layered second initial layer in contact with the first initial layer, the first initial layer is made of AlN, the second initial layer is made of AlzGa1-zN (0.12?z?0.65), and in an X-Y graph where the X-axis denotes z×100 and the Y-axis denotes carbon concentration in the second initial layer, X ranges from 12 to 65 and Y is within a range between Y=1E+17×exp(?0.05×X) and Y=1E+21×exp(?0.05×X).Type: ApplicationFiled: October 9, 2019Publication date: June 18, 2020Applicant: CoorsTek KKInventors: Yoshihisa ABE, Kenichi ERIGUCHI, Jun KOMIYAMA
-
Patent number: 10068858Abstract: A compound semiconductor substrate according to the present invention includes a compound semiconductor layer formed on one main surface of a ground substrate via a seed layer, wherein the ground substrate is formed of a sintered body, the seed layer is formed of a single crystal, the compound semiconductor layer includes a structure having a buffer layer and an active layer that are sequentially crystal-grown on the seed layer, a thermal expansion coefficient of the sintered body is 0.7 times or more and 1.4 times or less an average thermal expansion coefficient of the entire compound semiconductor layer, and an FWHM of an X-ray diffraction peak of the buffer layer obtained by an X-ray diffraction rocking curve measurement is 800 arcsec or less.Type: GrantFiled: October 4, 2016Date of Patent: September 4, 2018Assignee: COORSTEK KKInventors: Yoshihisa Abe, Kenichi Eriguchi, Noriko Omori, Hiroshi Oishi, Jun Komiyama
-
Patent number: 9748344Abstract: The present invention provides a nitride semiconductor substrate having an initial nitride and a nitride semiconductor sequentially stacked on one principal plane of a base substrate, wherein the nitride semiconductor substrate comprises recesses depressed from an interface between the base substrate and the initial nitride toward the base substrate along one arbitrary cross section; the recesses each have a diameter of 6 nm or more and 60 nm or less and are formed at a density of 3×108 pieces/cm2 or more and 1×1011 pieces/cm2 or less; and the recess preferably has a depth of 3 nm or more and 45 nm or less from the interface between the base substrate and the initial nitride toward the base substrate.Type: GrantFiled: July 6, 2016Date of Patent: August 29, 2017Assignee: COORSTEK KKInventors: Noriko Omori, Hiroshi Oishi, Yoshihisa Abe, Jun Komiyama, Kenichi Eriguchi, Tomoko Watanabe
-
Publication number: 20170110414Abstract: A compound semiconductor substrate according to the present invention includes a compound semiconductor layer formed on one main surface of a ground substrate via a seed layer, wherein the ground substrate is formed of a sintered body, the seed layer is formed of a single crystal, the compound semiconductor layer includes a structure having a buffer layer and an active layer that are sequentially crystal-grown on the seed layer, a thermal expansion coefficient of the sintered body is 0.7 times or more and 1.4 times or less an average thermal expansion coefficient of the entire compound semiconductor layer, and an FWHM of an X-ray diffraction peak of the buffer layer obtained by an X-ray diffraction rocking curve measurement is 800 arcsec or less.Type: ApplicationFiled: October 4, 2016Publication date: April 20, 2017Applicant: COORSTEK KKInventors: Yoshihisa ABE, Kenichi ERIGUCHI, Noriko OMORI, Hiroshi OISHI, Jun KOMIYAMA
-
Publication number: 20170011919Abstract: The present invention provides a nitride semiconductor substrate having an initial nitride and a nitride semiconductor sequentially stacked on one principal plane of a base substrate, wherein the nitride semiconductor substrate comprises recesses depressed from an interface between the base substrate and the initial nitride toward the base substrate along one arbitrary cross section; the recesses each have a diameter of 6 nm or more and 60 nm or less and are formed at a density of 3×108 pieces/cm2 or more and 1×1011 pieces/cm2 or less; and the recess preferably has a depth of 3 nm or more and 45 nm or less from the interface between the base substrate and the initial nitride toward the base substrate.Type: ApplicationFiled: July 6, 2016Publication date: January 12, 2017Applicant: CoorsTek KKInventors: Noriko Omori, Hiroshi Oishi, Yoshihisa Abe, Jun Komiyama, Kenichi Eriguchi, Tomoko Watanabe
-
Patent number: 9536955Abstract: A nitride semiconductor substrate is provided which is suitable for a high withstand voltage power device and prevents a warp and a crack from generating in a Si substrate when forming a thick nitride semiconductor layer on the substrate. A nitride semiconductor substrate 1 is prepared in such a manner that a buffer layer 3 and a semiconductor active layer 4 each comprising a group 13 nitride are stacked one by one on one principal plane of a Si single crystal substrate, the one principal plane has an offset angle of 0.1° to 1° or ?1° to ?0.1° with respect to a (111) plane, an average dopant concentration in a bulk is 1×1018 to 1×1021 cm?3, the Si single crystal substrate 2 has a SiO2 film on the back, and the total thickness of the buffer layer 3 and the semiconductor active layer 4 is 4 to 10 ?m.Type: GrantFiled: April 22, 2014Date of Patent: January 3, 2017Assignee: COORSTEK KKInventors: Jun Komiyama, Kenichi Eriguchi, Akira Yoshida, Hiroshi Oishi, Yoshihisa Abe, Shunichi Suzuki
-
Patent number: 9530846Abstract: A solution is formation of a nitride semiconductor layer on one principal plane of a single crystal substrate through a first layer. Upon selecting arbitrary three places in a radial direction from a cross section cleaved in a diameter portion and observing an interface between the first layer and the nitride semiconductor layer by taking a width of at least 500 nm in the radial direction, a value is within the range of 6 nm or more and 15 nm or less in a mean value of the three places with regard to a difference between a maximum height of a convex top portion and a minimum height of a concave bottom portion of the first layer in a thickness direction from the single crystal substrate toward the nitride semiconductor layer. A value is 10 nm or more and 25 nm or less in the mean value.Type: GrantFiled: March 29, 2016Date of Patent: December 27, 2016Assignee: CoorsTek KKInventors: Noriko Omori, Hiroshi Oishi, Yoshihisa Abe, Jun Komiyama, Kenichi Eriguchi
-
Publication number: 20160293710Abstract: A solution is formation of a nitride semiconductor layer on one principal plane of a single crystal substrate through a first layer. Upon selecting arbitrary three places in a radial direction from a cross section cleaved in a diameter portion and observing an interface between the first layer and the nitride semiconductor layer by taking a width of at least 500 nm in the radial direction, a value is within the range of 6 nm or more and 15 nm or less in a mean value of the three places with regard to a difference between a maximum height of a convex top portion and a minimum height of a concave bottom portion of the first layer in a thickness direction from the single crystal substrate toward the nitride semiconductor layer. A value is 10 nm or more and 25 nm or less in the mean value.Type: ApplicationFiled: March 29, 2016Publication date: October 6, 2016Applicant: CoorsTek KKInventors: Noriko Omori, Hiroshi Oishi, Yoshihisa Abe, Jun Komiyama, Kenichi Eriguchi
-
Publication number: 20140319535Abstract: A nitride semiconductor substrate is provided which is suitable for a high withstand voltage power device and prevents a warp and a crack from generating in a Si substrate when forming a thick nitride semiconductor layer on the substrate. A nitride semiconductor substrate 1 is prepared in such a manner that a buffer layer 3 and a semiconductor active layer 4 each comprising a group 13 nitride are stacked one by one on one principal plane of a Si single crystal substrate, the one principal plane has an offset angle of 0.1° to 1° or ?1° to ?0.1° with respect to a (111) plane, an average dopant concentration in a bulk is 1×1018 to 1×1021 cm?3, the Si single crystal substrate 2 has a SiO2 film on the back, and the total thickness of the buffer layer 3 and the semiconductor active layer 4 is 4 to 10 ?m.Type: ApplicationFiled: April 22, 2014Publication date: October 30, 2014Applicant: COVALENT MATERIALS CORPORATIONInventors: Jun KOMIYAMA, Kenichi ERIGUCHI, Akira YOSHIDA, Hiroshi OISHI, Yoshihisa ABE, Shunichi SUZUKI
-
Patent number: 8785942Abstract: A nitride semiconductor substrate suitable for a normally-off type high breakdown-voltage device and a method of manufacturing the substrate are provided allowing both a higher threshold voltage and improvement in current collapse. In a nitride semiconductor substrate 10 having a substrate 1, a buffer layer 2 formed on one principal plane of the substrate 1, an intermediate layer 3 formed on the buffer layer 2, an electron transport layer 4 formed on the intermediate layer 3, and an electron supply layer 5 formed on the electron transport layer 4, the intermediate layer 3 has a thickness of 200 nm to 1500 nm and a carbon concentration of 5×1016 atoms/cm3 to 1×1018 atoms/cm3 and is of AlxGa1-xN (0.05?x?0.24), and the electron transport layer 4 has a thickness of 5 nm to 200 nm and is of AlyGa1-yN (0?y?0.04).Type: GrantFiled: January 18, 2012Date of Patent: July 22, 2014Assignee: Covalent Materials CorporationInventors: Akira Yoshida, Jun Komiyama, Yoshihisa Abe, Hiroshi Oishi, Kenichi Eriguchi, Shunichi Suzuki
-
Patent number: 8637960Abstract: A nitride semiconductor substrate is provided in which leak current reduction and improvement in current collapse are effectively attained when using Si single crystal as a base substrate. The nitride semiconductor substrate is such that an active layer of a nitride semiconductor is formed on one principal plane of a Si single crystal substrate through a plurality of buffer layers made of a nitride, in the buffer layers, a carbon concentration of a layer which is in contact with at least the active layer is from 1×1018 to 1×1020 atoms/cm3, a ratio of a screw dislocation density to the total dislocation density is from 0.15 to 0.3 in an interface region between the buffer layer and the active layer, and the total dislocation density in the interface region is 15×109 cm?2 or less.Type: GrantFiled: October 2, 2012Date of Patent: January 28, 2014Assignee: Covalent Material CorporationInventors: Yoshihisa Abe, Jun Komiyama, Hiroshi Oishi, Akira Yoshida, Kenichi Eriguchi, Shunichi Suzuki
-
Publication number: 20120211763Abstract: A nitride semiconductor substrate suitable for a normally-off type high breakdown-voltage device and a method of manufacturing the substrate are provided allowing both a higher threshold voltage and improvement in current collapse. In a nitride semiconductor substrate 10 having a substrate 1, a buffer layer 2 formed on one principal plane of the substrate 1, an intermediate layer 3 formed on the buffer layer 2, an electron transport layer 4 formed on the intermediate layer 3, and an electron supply layer 5 formed on the electron transport layer 4, the intermediate layer 3 has a thickness of 200 nm to 1500 nm and a carbon concentration of 5×1016 atoms/cm3 to 1×1018 atoms/cm3 and is of AlxGa1-xN (0.05?x?0.24), and the electron transport layer 4 has a thickness of 5 nm to 200 nm and is of AlyGa1-yN (0?y?0.04).Type: ApplicationFiled: January 18, 2012Publication date: August 23, 2012Applicant: COVALENT MATERIALS CORPORATIONInventors: Akira Yoshida, Jun Komiyama, Yoshihisa Abe, Hiroshi Oishi, Kenichi Eriguchi, Shunichi Suzuki
-
Patent number: 8212288Abstract: A compound semiconductor substrate which inhibits the generation of a crack or a warp and is preferable for a normally-off type high breakdown voltage device, arranged that a multilayer buffer layer 2 in which AlxGa1-xN single crystal layers (0.6?X?1.0) 21 containing carbon from 1×1018 atoms/cm3 to 1×1021 atoms/cm3 and AlyGa1-yN single crystal layers (0.1?y?0.5) 22 containing carbon from 1×1017 atoms/cm3 to 1×1021 atoms/cm3 are alternately and repeatedly stacked in order, and a nitride active layer 3 provided with an electron transport layer 31 having a carbon concentration of 5×1017 atoms/cm3 or less and an electron supply layer 32 are deposited on a Si single crystal substrate 1 in order. The carbon concentrations of the AlxGa1-xN single crystal layers 21 and that of the AlGa1-yN single crystal layers 22 respectively decrease from the substrate 1 side towards the above-mentioned active layer 3 side. In this way, the compound semiconductor substrate is produced.Type: GrantFiled: September 10, 2010Date of Patent: July 3, 2012Assignee: Covalent Materials CorporationInventors: Jun Komiyama, Kenichi Eriguchi, Hiroshi Oishi, Yoshihisa Abe, Akira Yoshida, Shunichi Suzuki
-
Patent number: 8148753Abstract: The present invention provides a compound semiconductor substrate, including: a single-crystal silicon substrate having a crystal face with (111) orientation; a first buffer layer which is formed on the single-crystal silicon substrate and is constituted of an AlxGa1-xN single crystal (0<x?1); a second buffer layer which is formed on the first buffer layer and is composed of a plurality of first unit layers each having a thickness of from 250 nm to 350 nm and constituted of an AlyGa1-yN single crystal (0?y<0.1) and a plurality of second unit layers each having a thickness of from 5 nm to 20 nm and constituted of an AlzGa1-zN single crystal (0.9<z?1), said pluralities of first and second unit layers having been alternately superposed; and a semiconductor device formation region which is formed on the second buffer layer and includes at least one nitride-based semiconductor single-crystal layer.Type: GrantFiled: March 25, 2010Date of Patent: April 3, 2012Assignee: Covalent Materials CorporationInventors: Hiroshi Oishi, Jun Komiyama, Kenichi Eriguchi, Yoshihisa Abe, Akira Yoshida, Shunichi Suzuki